

2025 IEEE APCCAS

21st IEEE Asia Pacific Conference on Circuits and Systems

DATE

Oct 12-15, 2025

VENUE

Paradise Hotel Busan



Supported by



SAMSUNG



SYNOPSYS®



OPENEDGES
Technology, Inc.



cadence®

Telechips

FURIOSA



CIRCLE
Design Solutions

Silicon Mitus



AI & FPGA 임베디드 시스템 설계 전문기업
Libertron
[주]라버트론 www.libertron.com



SIEMENS




DEEPX



mobilint



UXF



PROGRAM BOOK

2025 IEEE APCCAS

21st IEEE Asia Pacific Conference on Circuits and Systems

*“Next-Generation Circuits and Systems
from Silicon to Intelligence”*

October 12-15, 2025

Paradise Hotel Busan, Busan, Korea

2025 IEEE APCCAS

21st IEEE Asia Pacific Conference on Circuits and Systems

CONTENTS

04_Foreword

06_Message from Technical Program Committee Chair

07_Committee

12_Time Table

14_Tutorials

24_Opening Ceremony

25_Keynote Speeches

30_Young Professional

32_AutoCAS (Autonomous Mobility CAS)

33_Industrial Session

40_Technical Program

89_Live Demo

90_PrimeAsia

92_Special Programs

96_Conference Information

FOREWORD “Welcome to APCCAS 2025”



General Chair
Kyung-Ki Kim,

Daegu University,
Korea



General Co-Chairs
Hyuk-Jae Lee,

Seoul National University,
Korea

Distinguished speakers, participants, and esteemed partners, we are delighted to welcome you to the IEEE Asia-Pacific Conference on Circuits and Systems (APCCAS 2025), held at the beautiful Paradise Hotel Busan in Busan, South Korea, October 12–15, 2025.

APCCAS serves as the premier regional forum where experts convene to exchange knowledge and drive progress in our field. This year’s theme, “Next-Generation Circuits and Systems: From Silicon to Intelligence,” addresses the pivotal technological shift we now face. The conference is strategically focused on defining the essential role that circuits and systems must play in the revolution led by artificial intelligence (AI) and future computing paradigms.

To that end, we have curated a comprehensive and diverse program designed to deliver both intellectual growth and tangible benefit. The program features visionary keynote presentations that provide high-level insights into the future roadmap for post-silicon technologies. In addition, we are pleased to host specialized events: the AutoCAS 2025 Workshop will explore critical circuits and systems for autonomous mobility—covering advanced sensing and V2X communications; the PrimeAsia Session offers a vital platform for recent postgraduate researchers to present their directions; dedicated Industrial Sessions showcase commercial innovation; and the Young Professionals (YP) program is designed to foster the next generation of leaders.



General Co-Chairs
Yoshifumi Nishio

Tokushima University,
Japan



General Co-Chairs
Kea-Tiong (Samuel) Tang,

National Tsing Hua University,
Taiwan

We encourage you to make the most of these sessions and to engage actively in networking with peers and industry experts. The connections you forge here will be instrumental in catalyzing new ideas and collaborations that support your future research and professional success. We anticipate that APCCAS 2025 will be an inspiring and productive milestone, helping to chart the technological direction our community needs in this transformative AI era.

Finally, we extend our profound gratitude to all who made this conference possible: our dedicated Organizing Committee and Technical Program Committee (TPC) members for their countless hours of service; our corporate and institutional sponsors for their generous support; the speakers and attendees who are the lifeblood of this event; IEEE for its continued guidance; and the City of Busan for its gracious hospitality and stunning setting.

We look forward to sharing a successful and impactful conference with you here in vibrant Busan.

Thank you.

MESSAGE FROM TPC CHAIR



On behalf of the Technical Program Committee, it is my great pleasure to welcome you to the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2025), which will be held from October 12th to 15th, 2025, at the Paradise Hotel in Busan, Korea.

APCCAS has established itself as a premier regional conference of the IEEE Circuits and Systems Society, bringing together researchers and professionals from around the world to share their latest achievements and insights in circuits and systems.

The theme of APCCAS 2025, “Next-Generation Circuits and Systems from Silicon to Intelligence,” reflects the exciting evolution of our field. Circuits and systems are no longer limited to traditional silicon platforms; instead, they are becoming the foundation of intelligent technologies that drive innovations in communications, healthcare, mobility, and sustainable computing. This conference highlights the cutting-edge research and emerging applications that will shape the next generation of circuits and systems.

The APCCAS 2025 technical program features 225 high-quality papers across 31 technical sessions. This includes 178 regular papers presented in 22 oral sessions and 2 poster sessions, as well as 47 special session papers presented in 9 special sessions. These selected papers represent a diverse and competitive set of submissions, reflecting the strong global participation and impact of APCCAS.

We are also delighted to feature 4 keynote speeches from distinguished leaders in academia and industry, as well as 5 tutorials designed to provide educational value to participants at all levels. In addition, new initiatives such as Live Demo Session, PrimeAsia, AutoCAS, and two Industrial Sessions that will bridge academia and industry through real-world perspectives and applications.

I would like to extend my sincere gratitude to all contributors to the technical program, including authors, reviewers, special session organizers, and committee members. Your dedication and effort are the driving force behind the success of APCCAS 2025.

We hope that you will find the technical program both enriching and inspiring, and that APCCAS 2025 will serve as a platform for fruitful discussions, meaningful connections, and future collaborations.

Youngmin Kim

Technical Program Committee Chair, APCCAS 2025

ORGANIZING COMMITTEE

Honorary Chairs

Amara Amara (*International Innovation Institute, Beihang University, Hangzhou Campus, China*)

An-Yeu (Andy) Wu (*National Taiwan University, Taiwan*)

Myung Hoon Sunwoo (*Ajou University, Korea*)

General Chair

Kyung Ki Kim (*Daegu University, Korea*)

General Co-Chair

Hyuk-Jae Lee (*Seoul National University, Korea*)

Yoshifumi Nishio (*Tokushima University, Japan*)

Kea-Tiong (Samuel) Tang (*National Tsing Hua University, Taiwan*)

Technical Program Chair

Youngmin Kim (*Hongik University, Korea*)

Technical Program Co-Chair

Yongfu Li (*Shanghai Jiao Tong University, China*)

Jinwook Burm (*Sogang University, Korea*)

Plenary Chairs

Jongsun Park (*Korea University, Korea*)

Secretary

Hyun Kim (*Seoul National University of Science and Technology, Korea*)

Co-Secretary

Joo-Hyung Chae (*Kwangwoon University, Korea*)

Special Session Chair

Seong-Jin Kim (*Sogang University, Korea*)

Special Session Co-Chair

Lan-Da Van (*National Yang Ming Chiao Tung University, Taiwan*)

Sang-Seol Lee (*Korea Electronics Technology Institute, Korea*)

Tutorial Chair

Junghyup Lee (*Daegu Gyeongbuk Institute of Science & Technology, Korea*)

Tutorial Co-Chair

Seungkyu Choi (*Kyung Hee University, Korea*)

Jerald Yoo (*Seoul National University, Korea*)

Live Demo Chair

Jusung Kim (*Ewha Womans University, Korea*)

Poster Session Chair

Hoyoung Yoo (*Chungnam National University, Korea*)

Industrial Chair

Kee-Bong Song (*Samsung Semiconductor Inc., USA*)

Publication Chair

Yongwoo Kim (*Korea National University of Education, Korea*)

Registration Chair

Youngjoo Lee (*Korea Advanced Institute of Science and Technology, Korea*)

Publicity Chair

Hanho Lee (*Inha University, Korea*)

Yong Sin Kim (*Korea University, Korea*)

Min-Seong Choo (*Hanyang University, Korea*)

Finance Chair

Seokhyeong Kang (*Pohang University of Science and Technology, Korea*)

Finance CO-Chair

Sunmean Kim (*Kyungpook National University, Korea*)

Local Arrangement Chairs

Ilku Nam (*Pusan National University, Korea*)

Injae Yoo (*Pusan National University, Korea*)

Young Arrangement Chairs

Erika Covi (*University of Groningen, Netherlands*)

Bokyoung Kim (*Rutgers University, USA*)

International Liaison

Fakhrul Zaman Rokhani (*University Putra Malaysia, Malaysia*)

Yi (Estelle) Wang (*Continental Automotive, Singapore*)

Tony Tae-Hyoung Kim (*Nanyang Technological University, Singapore*)

PrimeAsia Chair

Hyuk-Jae Lee (*Seoul National University, Korea*)

PrimeAsia TPC Chair

Jinwook Burm (*Sogang University, Korea*)

TECHNICAL PROGRAM COMMITTEE

Technical Program Chair

Youngmin Kim (*Hongik University, Korea*)

Technical Program Co-Chair

Yongfu Li (*Shanghai Jiao Tong University, China*)

Jinwook Burm (*Sogang University, Korea*)

PrimeAsia TPC Chair

Jinwook Burm (*Sogang University, Korea*)

Track Chairs

Artificial Intelligence Circuits, Systems, and Applications

Youngjoo Lee (*Korea Advanced Institute of Science and Technology, Korea*)

Kun-Chih Chen (*National Yang Ming Chiao Tung University, Taiwan*)

Digital Integrated Circuits and Systems

Hoyoung Yoo (*Chungnam National University, Korea*)

Liang Chang (*University of Electronic Science and Technology of China, China*)

Analog and Mixed Signal Circuits and Systems

Jusung Kim (*Ewha Womans University, Korea*)

Hui Wang (*Shanghai Jiao Tong University, China*)

Power and Energy Circuits and Systems

Xiuqin Wei (*Chiba Institute of Technology, Japan*)

Junmin Jiang (*Southern University of Science and Technology, China*)

Biomedical Circuits and Systems

Seong-Jin Kim (*Sogang University, Korea*)

Xu Liu (*National Beijing University of Technology, China*)

Sensory Circuits and Systems

Jeong Hoan Park (*Kyunghee University, Korea*)

Xinsheng Wang (*Harbin Institute of Technology, China*)

RF/Communications Circuits and Systems

Junghwan Han (*Chungnam National University, Korea*)

Jaeho Lim (*Hongik University, Korea*)

Beyond CMOS: Nanoelectronics and Hybrid Systems Integration

Wonyoung Lee (*Seoul National University of Science and Technology, Korea*)

Atsushi Takahashi (*Institute of Science Tokyo, Japan*)

Neural and Nonlinear Circuits and Systems

Kuduck Kwon (*Kangwon National University, Korea*)

Hiroo Sekiya (*Chiba University, Japan*)

TIME TABLE

SUNDAY, OCTOBER 12, 2025											
		LOBBY	Sydney	Grand Ballroom	Napoli	Venice	Miami	Capri	Sicily		
From	Till	2F	2F	2F	2F	2F	2F	2F	1F		
12:00	13:00	On-site Registration									
13:00	14:00		Tutorial 1								
14:00	15:00		Tutorial 2								
15:00	16:00		Tutorial 3								
16:00	17:00										
18:00	20:00	Welcome Reception (Sicily Room 1F)									

MONDAY, OCTOBER 13, 2025														
		LOBBY	Sydney 1+2	Grand Ballroom	Napoli	Venice	Miami	Capri	Sicily					
From	Till	2F	2F	2F	2F	2F	2F	2F	1F					
9:30	10:00	On-site Registration	Sponsor Exhibition	Poster Exhibition (1) Poster										
10:00	10:20				Opening Ceremony (2F Grand Ballroom)									
10:30	11:20				Keynote-1 (50mins) (2F Grand Ballroom)									
11:20	11:30				Break (10min.)									
11:30	12:20				Keynote-2 (50mins) (2F Grand Ballroom)									
12:20	13:30				Lunch (70min.) (2F Grand Ballroom)									
13:30	13:45											Young Professional		
13:45	14:00													
14:00	14:15													
14:15	14:30													
14:30	14:45													
14:45	15:00													
15:00	15:15													
15:15	15:30													
15:30	15:45													
15:45	16:00													
16:00	16:15													
16:15	16:30													
16:30	16:45													
16:45	17:00													
17:00	17:15													
17:15	17:30													
17:30	17:45													
17:45	18:00													
18:00	20:00													
Break Time (15min.)														
Banquet (2F Grand Ballroom)														

TUESDAY, OCTOBER 14, 2025														
		LOBBY	Sydney 1+2	Grand Ballroom	Napoli	Venice	Miami	Capri	Sicily					
From	Till	2F	2F	2F	2F	2F	2F	2F	1F					
9:00	9:15	On-site Registration	Sponsor Exhibition	Poster Exhibition (2) Poster										
9:15	9:30													
9:30	9:45													
9:45	10:00													
10:00	10:15													
10:15	10:30													
10:30	10:40													
10:40	11:30													
11:30	12:20													
12:20	13:30													
13:30	13:45													
13:45	14:00													
14:00	14:15													
14:15	14:30													
14:30	14:45													
14:45	15:00													
15:00	15:15													
15:15	15:30													
15:30	15:45													
15:45	16:00													
16:00	16:15													
16:15	16:30													
16:30	16:45													
16:45	17:00													
17:00	17:15													
17:15	17:30													
17:30	17:45													
17:45	18:20													
18:20	21:00													
Break Time (25min.)														
Farewell Reception (Haeundae Byeolbam)														

WEDNESDAY, OCTOBER 15, 2025									
	LOBBY	Sydney 1+2	Grand Ballroom	Napoli	Venice	Miami	Capri	Sicily	
From	Till	2F	2F	2F	2F	2F	2F	1F	
10:00	17:00	Committee Meeting & Industry–University–Research Collaboration Roundtable							

Regular Sessions

DI 1	Advanced Digital Circuit Design	AI 1	Lightweight AI/ML Systems
DI 2	Crypto & Fault-Tolerant Systems	AI 2	AI/ML Accelerators
DI 3	Digital Signal Processing Accelerators	AI 3	AI/ML Algorithms
DI 4	Computation Optimization	AI 4	PIM/CIM Systems
AM 1	Analog and Mixed Signal Systems	AI 5	Emerging AI/ML Solutions
AM 2	SAR ADCs and its Building Blocks	RF 1	High Performance RF/mm-Wave Oscillators
AM 3	Delta-Sigma ADCs and Power Conversion Techniques	RF 2	RF Transceivers and Building Blocks
AM 4	Analog Amplifiers and Filters	PE	Power and Energy Circuits and Systems
AM 5	High-speed Wireline Techniques	BM	Biomedical Circuits and Systems
AM 6	Emerging Computing Systems	CM	Beyond CMOS: Nanoelectronics and Hybrid Systems Integration
AM 7	Sensors and Precision References	SN	Sensory, Neural, and Nonlinear Circuits and Systems

Special Sessions

SS 1	Advanced RF Transceiver Circuits for Next-Generation Wireless Systems
SS 2	Circuits and Applications for Energy-Efficient Edge Systems
SS 3	Display Driver and Touch Readout Circuits
SS 4	Software-Hardware Co-Design for Neural Networks
SS 5	Next-Generation Circuit Techniques: From Analog and Power to Digital Compute
SS 6	Neural Modeling, AI Techniques, and Nonlinear Circuits in Emerging Technologies (6 papers)
SS 7	Wearable Circuits & Systems for Quality-of-Life: Innovations in GeronCAS (6 papers)
SS 8	Energy-Efficient Hardware Architectures for Advanced Edge Computing Applications
SS 9	Recent Advances and Design Trends in Power Management ICs

TUTORIAL (SUNDAY, October 12)

Tutorial 1

Chair : Prof. Jerald Yoo (Seoul National University, Korea)

13:00~14:00, SUNDAY_OCTOBER 12, 2025

SYDNEY (2F)

Designing compact SoC PWM switched-inductor power supplies

Gabriel A. Rincón-Mora

*Motorola Solutions Foundation Professor
School of Electrical and Computer Engineering, Georgia Institute of
Technology, USA*



Biography

Gabriel A. Rincón-Mora is Motorola Solutions Foundation Professor, Fellow of the National Academy of Inventors, Fellow of the IEEE, and Fellow of the Institution of Engineering and Technology. He was with Texas Instruments in 1994–2004 and has been with the Georgia Institute of Technology since 1999. He's received the IEEE Charles A. Desoer Technical Achievement Award, Distinguished Faculty Achievement Award, IEEE Joseph M. Biedenbach Outstanding Engineering Educator Award, IEEE Outstanding Educator Award, Charles E. Perry Visionary Award, Three-Year Patent Award, National Hispanic in Technology Award, Orgullo Hispano Award, Hispanic Heritage Award, State of California Commendation Certificate, and IEEE Service Award. His body of work includes 4 textbooks, 5 slide books, 3 literary books, 8 handbooks, 4 book chapters, 44 patents, over 200 articles, over 26 commercial power-chip products released to production, 25 educational videos, and over 170 keynote addresses, distinguished lectures, and research seminars.

Abstract

Switched-inductor power supplies are pervasive in electronics. This is because they deliver a large fraction of the power they draw from the input source with an output current or voltage that is largely independent of the load. Keeping the output current or voltage steady this way is ultimately the responsibility of the feedback controller. This talk uses insight and intuition to show how SoC pulse-width-modulated (PWM) loops switch the inductor and offset the current or voltage they control. The presentation reviews the feedback response of switched inductors and discusses how PWM loops operate, control, and offset the current or voltage they regulate. The material covers current and voltage loops, current-mode voltage loops, load-dump response and compensation, and compact SoC contractions.

Tutorial 2

Chair : Prof. Jerald Yoo (Seoul National University, Korea)

14:00 ~ 15:00, SUNDAY, OCTOBER 12, 2025


SYDNEY (2F)

Overcoming the Transimpedance Limit: On the Design of Low-Noise TIA

Dan Li

Professor

School of Microelectronics, Xi'an Jiaotong University, China



Biography

Dan Li received the B.E. and M.E. degrees from Northwestern Polytechnical University, Xi'an, in 2004 and 2007, respectively, and the Ph.D. degree from the University of Pavia, Pavia, Italy, in 2013. From 2007 to 2009, he worked at the Nvidia Shanghai R&D Center, where he focused on custom SRAM circuit design. From 2011 to 2014, he was with the Studio di Microelettronica, STMicroelectronics, Pavia, Italy, working on CMOS optical receivers for 100 GbE optical links and silicon photonics applications. He joined Xi'an Jiaotong University, Xi'an, in 2015, where he currently serves as a professor. His current research interests include high-speed optical interconnects, 3D sensing, and low-power mixed-signal circuits. He has served as Track Chair (Wireline) and TPC Member of IEEE ICTA, Publicity Chair of IEEE ICECS 2020, Sponsorship/Exhibition Chair of IEEE ICTA 2022, and Local Arrangement Chair of IEEE BioCAS 2024.

Abstract

With the mass deployment of optical links to meet the ever-increasing communication bandwidth demands from data communication and AI, there is a growing need for low-cost components. Furthermore, the advent of Co-Packaged Optics (CPO)—where electronics and photonics are integrated into a single package—will further drive improvements in bandwidth density and power efficiency. In this context, integrated solutions are not only desirable but often essential, leading to the adoption of silicon photonics and CMOS-based electronics, replacing the traditional dominance of III-V optics and SiGe electronics.

While CMOS is optimized for large-scale, digital-intensive functions, it has inherent weaknesses in high-speed analog performance. This tutorial addresses the design challenges in CMOS optical receiver (Rx) front-ends, with a particular focus on low noise. Noise is one of the most critical factors determining receiver performance and remains the most challenging aspect of Rx design. This is largely constrained by the relatively poor performance of CMOS transistors in terms of transconductance, gain, breakdown voltage, and linearity—limiting their use in broader scenarios such as long-reach and high-modulation applications.

To address this, the concept of “overcoming the transimpedance limit” is introduced as the underlying principle for low-noise receiver design. Under this methodology, two approaches are presented as toolkits for low-noise transimpedance amplifier (TIA) design: Type I (Breaking the Transimpedance Limit) and Type II (Exceeding the Transimpedance Limit). Design examples across various electronic and photonic technologies will be provided to guide the audience at both conceptual and practical levels. This tutorial helps researchers, students, and practitioners grasp the fundamentals of and gain insights into designing optical transceivers, silicon photonics systems, wireline communications, and high-speed electronics.

Tutorial 3

Chair : Prof. Seungkyu Choi (Kyung Hee University, Korea)

15:00 ~ 16:00, SUNDAY, OCTOBER 12, 2025

SYDNEY (2F)

Short-Length ECC Decoders: Design Challenges for Future URLLC Systems

Youngjoo Lee

Associate Professor

Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Korea



Biography

Youngjoo Lee received the B.S., M.S., and Ph.D. degrees in Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2008, 2010, and 2014, respectively.

Since 2025, he has been with the School of Electrical Engineering at KAIST, where he is currently an Associate Professor. Prior to joining KAIST, he was with the Interuniversity Microelectronics Center (IMEC), Leuven, Belgium, from 2014 to 2015, where he worked on reconfigurable SoC platforms for software-defined radio systems. He was an Assistant Professor in the Department of Electronic Engineering at Kwangwoon University, Seoul, South Korea, from 2015 to 2017. From 2017 to 2025, he served as a faculty member in the Department of Electrical Engineering at Pohang University of Science and Technology (POSTECH), Pohang, South Korea.

His current research interests include algorithm-hardware co-design for application-specific processors, energy-efficient machine learning accelerators, advanced error correction codes, and next-generation wireless systems.

More information is available at: <https://sites.google.com/view/epiclab>

Abstract

As 5G advances and 6G approaches, ultra reliable low latency communication (URLLC) is becoming increasingly important in next generation wireless systems. The growing presence of intelligent applications such as autonomous systems, real time control, and on device AI has led to a rapid increase in the demand for fast and reliable transmission of short data packets. This shift brings new and significant challenges to error correction coding, especially in terms of decoding performance, latency, throughput, and energy efficiency.

Short length ECC decoders, unlike those designed for longer codes, face unique design constraints due to limited redundancy and tighter timing requirements. Traditional approaches are often insufficient in these scenarios. In this tutorial, we will examine the key challenges in designing ECC decoders for URLLC applications using short codes. We will first explore how existing polar decoders, currently used in 5G systems, can be optimized for improved performance in short packet communication. In addition, we will discuss emerging ECC schemes that aim to replace the current 5G polar codes. We will highlight important considerations in decoder implementation for these new codes and compare their strengths and weaknesses against standard polar decoders

Tutorial 4

Chair : Prof. Junghyup Lee (Daegu Gyeongbuk Institute of Science and Technology, Korea)

13:00 ~ 15:00, SUNDAY, OCTOBER 12, 2025

CAPRI (2F)

Advanced Techniques for High Efficiency Oversampling Data Converters from Discrete-Time to Continuous-Time: Fundamentals, Recent Trends, and Perspectives

Sai-Weng Sin, Terry

Professor

Faculty of Science and Technology, University of Macau, Macao, China



Biography

Sai-Weng Sin is currently a Professor with the Dept. of ECE, Faculty of Science and Technology, and the Deputy Director (Academic) of the Institute of Microelectronics, as well as the Deputy Director of State-Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau.

Dr. Sin is currently serving as the Associate Editor-in-Chief (Digital Communications) of the IEEE Transactions on Circuits and Systems II – Express Briefs, and the chair of the data converter subcommittee in the IEEE Custom Integrated Circuits Conference (CICC). He is/has been members of the Technical Program Committee of the IEEE Symposium of VLSI Circuits (VLSI), IEEE Asian Solid-State Circuits Conference (A-SSCC), International Symposium on Circuits and Systems (ISCAS), Int. Conference on Integrated Circuits, Technologies and Applications (ICTA), and Associate Editors of Journal of Semiconductor and IEEE Access, and Guest Editor of IEEE Open Journal of Solid-State Circuits Society (OJ-SSCS). He is a Distinguished Lecturer of IEEE Solid-State Circuits Society from 2024 to 2025. He was the co-recipient of the 2011 ISSCC Silk Road Award and the 2011 State Science and Technology Progress Award (second-class), China.



Liang Qi

Associate Professor

School of Integrated Circuits, Shanghai Jiao Tong University, China

Biography

Liang Qi (Senior Member, IEEE) received B.Sc. degree from Xidian University, China, in 2012 and Ph.D. degree from University of Macau, Macao, China, in 2019.

He currently works as an Associate Professor with the School of Integrated Circuits, Shanghai Jiao Tong University (SJTU). Before he joined SJTU, he worked with Shanghai Hisilicon, where he conducted the project of multi-band (2G-5G) RX ADC. He was a Visiting Scholar at Ulm University, Germany, during the Ph.D. studies. His research interests include high-performance data converters and analog mixed-signal integrated circuits.

Dr. Qi has served as an Associate Editor for the IEEE Transactions on Circuits and Systems II – Express Briefs and the Integrated Circuits and Systems (ICAS) journal. He also is/has been a TPC Member for IEEE APCCAS, ICSICT, ICTA, and ASICON. He received Macao Scientific and Technology Research and Development for Postgraduate Award in 2016 and Outstanding Young Scholar Paper Award in IEEE ASICON 2021, respectively.

Abstract

High efficiency oversampling data converters have become increasingly popular and significant in the various emerging applications, ranging from the data acquisition in IoT sensor nodes that demands an ultra-high resolution with very low power consumption to wideband wireless communications in medium/high resolution.

Part-I: Incremental ADCs (IADCs) play a vital role in modern applications, from high-end audio to IoT sensors. Significant advances in recent years have enhanced high-resolution IADC design, particularly in managing critical issues like thermal noise and DAC mismatches. This part provides a thorough examination of various design strategies within IADCs. It explores how weighting affects noise and mismatch performance, explains its role in algorithms, and presents cutting-edge architectures derived from academic research. Concrete design examples demonstrate these concepts in practice.

Part-II: Due to the resistive inputs and implicit anti-aliasing filtering, continuous-time (CT) delta-sigma ADCs (DS-ADCs) are favorable for wireless applications. The maximum clock frequency of CT DS-ADCs has increased significantly over the past decade. This trend results from advances in CMOS technologies and innovative ways to use this technology. This part covers the background and recent architectural and circuit innovations regarding CT DS-ADCs. Moreover, state-of-the-art examples will be presented as well as the future perspectives.

Tutorial 5

Chair : Prof. Junghyup Lee (Daegu Gyeongbuk Institute of Science and Technology, Korea)

15:00 ~ 16:00, SUNDAY, OCTOBER 12, 2025

CAPRI (2F)

SPAD-Based Solid-State LiDAR in CMOS: From Fundamentals to State-of-the-Art Integration

Seong-Jin Kim

Associate Professor

*Department of System Semiconductor Engineering, Sogang University,
Korea*



Biography

Seong-Jin Kim received his B.S. degree in electrical engineering from the Pohang University of Science and Technology, Pohang, South Korea, in 2001, and M.S. and Ph.D. degrees in electrical engineering from KAIST, Daejeon, South Korea, in 2003 and 2008, respectively.

From 2008 to 2012, he was a Research Staff Member at the Samsung Advanced Institute of Technology, Yongin, South Korea, where he was involved in the development of CMOS imagers for real-time acquisition of 3-D images. From 2012 to 2015, he was with the Institute of Microelectronics, A*STAR, Singapore, where he was involved in the design of analog-mixed signal circuits for various sensing systems. From 2015 to 2024, he was an Associate Professor at the Ulsan National Institute of Science and Technology, Ulsan, South Korea. In 2024, he joined Sogang University, Seoul, South Korea, as an Associate Professor. He is a co-founder of SolidVue, a LiDAR startup company in South Korea. His current research interests include high-performance imaging devices, LiDAR systems, and biomedical interface circuits and systems.

Dr. Kim has served on the Technical Program Committee at the IEEE International Solid-State Circuits Conference (ISSCC) from 2019 to 2024 and was the Country Representative of South Korea for the ISSCC Far-East Region in 2021. He was a co-recipient of the IEEE ISSCC Silkroad Awards in 2020 and 2021.

Abstract

This tutorial will present a comprehensive overview of the enabling technologies behind single-photon avalanche diode (SPAD)-based solid-state CMOS LiDAR sensors that have emerged as a key component in autonomous vehicles and immersive mobile applications such as augmented and virtual realities (AR/VR). It will begin with an introduction to the fundamental principles of both direct and indirect time-of-flight (ToF) techniques. Subsequently, the tutorial will delve into the three core building blocks of a SPAD-based LiDAR system: (1) SPAD devices and analog front-end circuit to enable photon-level sensitivity; (2) time-to-digital converters (TDC) to translate photon arrival times into precise temporal measurements; and (3) histogram-based signal processing units to reconstruct depth information from stochastic photon detections. The session will finally explore recent advances in fully integrated on-chip histogramming TDC architectures, highlighting selected state-of-the-art implementations.

OPENING CEREMONY (MONDAY, OCTOBER 13)

10:00~10:20 MONDAY, OCTOBER 13, 2025
GRANDBALL ROOM (2F)

Welcome Address

Kyung Ki Kim

General Chair

(Daegu University, Korea)

Conference Statistics

Youngmin Kim

Technical Program Chair

(Hongik University, Korea)

Announcements

Youngmin Kim

Technical Program Chair

(Hongik University, Korea)

Keynote Speeches (MONDAY, OCTOBER 13)

Keynote Speech 1

10:30 ~ 11:20, MONDAY_OCTOBER 13, 2025

Grand Ballroom(2F)

Exynos On-device AI

Hyukjune Chung

*Corporate EVP / Head of AP Development
System LSI, Samsung Electronics Co., Ltd., Korea*



Biography

2020 – Current: Samsung Electronics

Current position – Head of AP Development

Experiences in leading SOC development, SOC architecture design

2005 – 2020: Qualcomm

Experiences in low power architecture & system design, video/computer vision HW/SW & architecture design, Mobile / Visual standard engineering & delegation including MPEG, JVT, 3GPP, 3GPP2.

Ph.D. University of Southern California, Department of Electrical Engineering, 2004

M.S. Seoul National University, School of Electrical Engineering, 1999

B.S. Seoul National University, School of Electrical Engineering, 1997

Abstract

In this talk, I will focus on on-device AI computing, and for this, I will present evolution of Exynos AI HW/SW solutions, challenges to support generative AI processing, and systematic approaches to overcome these challenges.

Keynote Speech 2

11:30 ~ 12:20 MONDAY_OCTOBER 13, 2025

Grand Ballroom(2F)

Silicon to Systems 2035: Re-Engineering Engineering for an AI-Driven World

Frank Schirrmeister

*Executive Director
Strategic Programs, System Design, Synopsys, USA*



Biography

Frank Schirrmeister is Executive Director, Strategic Programs, System Solutions in Synopsys' Products & Markets Group. He leads strategic activities across system software and hardware assisted development for industries like automotive, data center and 5G/6G communications, as well as for horizontals like Artificial Intelligence / Machine Learning. Prior to Synopsys, Frank held various senior leadership positions at Arteris, Cadence Design Systems, Imperas, Chipvision, and SICAN Microelectronics, focusing on product marketing and management, solutions, strategic ecosystem partner initiatives, and customer engagement. He holds an MSEE from the Technical University of Berlin and actively participates in cross-industry initiatives as Engineering Program Chair at the ACM/IEEE Design Automation Conference.

Abstract

By 2035, our world will be shaped by intelligent systems built upon semiconductor chips and systems of unimaginable complexity. These capabilities will redefine our day-to-day life from healthcare to transportation, but their creation demands a fundamental shift in how we design and engineer them. This presentation will present an outlook on the future of chip and system design, addressing the central question: How must we re-engineer engineering itself to meet the challenges of the next decade and beyond?

The presentation will explore the forces shaping the silicon of 2035, from the dominance of software, semiconductor hardware complexity, to the intricacies chip architectures as the industry is pushing the boundaries of processing, memory and interconnect. A key focus will be the dual inflection point of Artificial Intelligence—both as the primary workload driving performance requirements for advanced computing from data centers to edges and as the essential tool for mastering development, verification, validation and implementation complexity of semiconductor devices. Extrapolating lessons from the past decade and insights from industry leaders, this presentation will identify the primary challenges facing our design flows, methodologies, and the engineering workforce.

As an outlook for the semiconductor, systems and design automation space, this talk will discuss the necessary evolution of our tools and processes to enable the development of these advanced systems, providing a strategic perspective on how we can collectively build and distribute that future.

Keynote Speeches (TUESDAY, OCTOBER 14)

Keynote Speech 3

10:40~11:30, TUESDAY_OCTOBER 14, 2025

Grand Ballroom(2F)

The Next-Generation AI Accelerator: Redefining Inference for a Sustainable AI Future

Youngjin Cho

*Vice President, Head of Hardware
Hardware Development, FuriosaAI, Korea*



Biography

Youngjin Cho is Vice President of Hardware at FuriosaAI, where he leads the development of SoCs and AI accelerators. Previously, he spent 16 years at Samsung Electronics, serving as Corporate Vice President and leading SSD controller programs and ASIC/SoC architecture. He was a Visiting Scholar at Stanford University in 2017 and holds a Ph.D. in Computer Science from Seoul National University in 2009. His deep expertise in system architecture and silicon design now drives FuriosaAI's next-generation AI inference chip development.

Abstract

As AI inference becomes ubiquitous infrastructure, the industry faces critical challenges in achieving sustainable and cost-effective computing. Current GPU-based solutions, not purpose-built for inference, suffer from poor energy efficiency that threatens AI scalability. This keynote presents TCP (Tensor Contraction Processor), a domain-specific architecture that elevates tensor contraction as the primitive operation. By introducing low-level einsum notation with explicit memory layout and scheduling, TCP enables unprecedented flexibility through software-defined topology and automated compilation, while achieving optimal performance. Our silicon implementation RNGD delivers 512 TFLOPS (FP8) at 150W TDP for air-cooled data centers, demonstrating 4.1× better first token latency and 2.7× improved throughput/watt on LLaMA-7B versus GPUs. This presentation will share our journey from concept to commercial deployment, examining how domain-specific design choices enable sustainable AI infrastructure.

Keynote Speech 4

11:30~12:20, TUESDAY_OCTOBER 14, 2025

Grand Ballroom(2F)

The Roadmap to the Future of Computing: Quantum-Centric Supercomputing

Hanhee Paik

*Director, Quantum Algorithms Centers and Quantum-HPC Partnerships,
IBM, USA*



Biography

Dr. Hanhee Paik is the Head of IBM Quantum Japan and a Senior Research Scientist at IBM Quantum. Her research career has been focused on understanding the coherence mechanisms of superconducting qubits and developing superconducting multi qubit architectures. Dr. Paik pioneered the novel design of a superconducting qubit that helped the industry push the quality of quantum computing performance, greatly impacting the quantum computing community. Today's IBM Quantum systems' coherence times benefit from Dr. Paik's work. She played a pivotal role developing IBM Quantum's 16 qubit processors. Over the last few years, she has turned her focus to IBM Quantum's efforts to develop the global quantum ecosystem. Dr. Paik was elected an American Physical Society Fellow in 2021 for pioneering a novel superconducting qubit architecture that catalyzed the commercialization of superconducting quantum computing, and contributing to the advancement quantum computing research in the industry

Abstract

As classical computing nears its limits, quantum computing offers a transformative paradigm for tackling the most complex scientific and engineering challenges. This keynote presents IBM's roadmap and vision for advancing quantum technology to usher in the era of Quantum-Centric Supercomputing.

The presentation will focus on the continuous evolution of superconducting qubit architectures, a field Dr. Paik pioneered. We'll detail the strategy for achieving utility-scale quantum systems by emphasis

Young Professional (MONDAY, OCTOBER 13)

Young Professional 1

12:20~12:45, MONDAY_OCTOBER 13, 2025

SICILY (1F)

Chair : Prof. Sunmean Kim (Kyungpook National University, Korea)

Handle with care: how to bring research outputs in the field of electronics and neuromorphics from the lab to the bedside, without hurting someone in the process

Jacopo Secco

*Co-Founder and COO, Omnidermal Biomedics
Assistant Professor, Politecnico di Torino, Italy*



Biography

Jacopo Secco, Ph.D. in Engineering and MBA, is Assistant Professor at Politecnico di Torino, where he founded the NEURICA Lab to bridge academia and industry. His group develops medical devices for wound care, neurorehabilitation, and advanced computing techniques. As co-founder of Omnidermal Biomedics, he led the creation of AI-powered solutions such as Wound Viewer and certified ventilators, combining research, innovation, and entrepreneurship.

Abstract

The journey from laboratory discovery to clinical application is filled with both opportunity and risk. In the field of electronics and neuromorphic engineering, the potential to create transformative healthcare technologies is immense, but so are the challenges of ensuring safety, efficacy, and societal acceptance. In this talk, I will share insights from my dual path as academic researcher and entrepreneur: from developing memristor-based neuromorphic circuits to co-founding a medical device company that introduced Wound Viewer, the first AI-powered telemedicine system for chronic wound care, and rapidly delivering certified ventilators during the COVID-19 crisis. These experiences highlight the tension between scientific ambition, regulatory rigor, and business pragmatism. By retracing successes and setbacks, I aim to provide practical advice for young researchers and innovators on how to responsibly transfer knowledge from bench to bedside, embracing entrepreneurship without losing sight of ethics, patient safety, and the long-term sustainability of innovation.

Young Professional 2

12:45~13:10, MONDAY_OCTOBER 13, 2025

SICILY (1F)

Chair : Prof. Sunmean Kim (Kyungpook National University, Korea)

Neural Network Data Compression Method Using Huffman Coding and High-Throughput Decompression Hardware Architecture

Injae Yoo

*Associate Professor, School of Electrical & Electronics Engineering,
Pusan National University, South Korea*



Biography

Injae Yoo is an Associate Professor at Pusan National University's School of Electrical and Electronics Engineering. He received his bachelor's, master's, and doctoral degrees in electrical engineering from KAIST in South Korea between 2011 and 2017. After graduation, he spent a year as a Senior Engineer at SK Hynix before moving to Silicon Valley in 2018 to join Marvell Technology. During his four years at Marvell, he advanced through several roles and led the development of data-path designs for high-speed PCIe 5.0 SSD controllers. In 2022, he transitioned to Google, where he contributed to edge TPU design for Google's mobile Tensor processors for two years. His research interests include hardware accelerators for deep neural networks, error-correcting codec hardware, and data storage solutions.

Abstract

With generative AI models growing exponentially, there is growing focus on methods to reduce data movement between memory and AI accelerators by compressing neural network parameters in DRAM. However, this approach requires on-chip decompression circuits, presenting two key challenges. First, to offset the area and power consumption of additional circuits, flexible compression algorithms and hardware architectures must effectively compress both parameters and activations. Second, extremely fast decompression hardware matching DRAM bandwidth speeds is essential for real-time operation. This talk presents a Huffman coding-based lossless compression method for neural network parameters and activations, along with a high-throughput decompression hardware architecture that addresses these challenges.

AutoCAS (Autonomous Mobility CAS, TUESDAY, OCTOBER 14)

13:30~17:45 TUESDAY, OCTOBER 14, 2025
CAPRI ROOM (2F)

Chair : Prof. Jusung Kim (Ewha Womans University, Korea)

13:30~13:40

Welcome Address

Jusung Kim General Chair (Ewha Womans University, Korea)

13:40~14:20

Enhancing Autonomous Mobility with Vision-Language-Action World Models

Yubeen Park Managing Director (MAUM.AI, Korea)

14:20~15:00

Overview of 3D Sensor Technologies for Autonomous Driving

Max Kim Principle System Engineer (Samsung Semiconductor, USA)

15:00~15:40

Semiconductor Competitiveness: The Key to Capturing the Automotive AI Market—What Matters Most

Kyoungmook Lim CTO (BOS Semiconductors, Korea)

15:40~16:10

Break

16:10~16:40

Battery Management Systems for EVs and Energy Storage

Krishna Kanth Avalur Founder and CTO (MOSart Labs, India)

16:40~17:40

Panel Discussion(The Rise of AI Edge & Connected Electronics for Automotive)

- Edge AI, cloud connectivity, and real-time processing are transforming automotive industry

- Security of electronic products in automotive

- Safety requirements for automotive

1) Moderator - Preet Yadav, Chair IEEE CASS Delhi Chapter, Head India Innovation Ecosystem, NXP Semiconductors, India

2) Dr. Krishna Kanth Avalur, Founder & CTO, MOSart Labs, India

3) Yubeen Park Managing Director (MAUM.AI, Korea)

4) Max Kim Principle System Engineer (Samsung Semiconductor, USA)

5) Kyoungmook Lim CTO (BOS Semiconductors, Korea)

17:40~17:45

Farewell

Industrial Session 1 (MONDAY, OCTOBER 13)

IN1

PIM, LLM, and the On-device AI Chip Revolution

Chair : Min-Seong Choo (Hanyang University, Korea)

13:30~14:45, MONDAY_ OCTOBER 13, 2025

Grand Ballroom (2F)

IN1-1

13:30-14:05

PIM moves forward to accelerate LLM

Jaehyun Park

Staff Engineer, Samsung Electronics



Abstract

Large language models (LLMs) have transformed modern applications but demand unprecedented computing resources, particularly large memory capacity and high bandwidth for weight processing. While logic process technology has advanced rapidly, memory process scaling has lagged behind, creating a performance bottleneck where LLM decode execution is constrained by memory. To address this, Samsung introduced breakthrough processing-in-memory (PIM) solutions that significantly enhance main memory bandwidth. Using a high-bandwidth GPU cluster with an HBM-PIM system and an LPDDR5-PIM-based system, transformer-based LLMs achieved performance improvements of up to 1.93× and 2.73×, respectively.

IN1-2

14:05-14:40

The On-device AI Chip Revolution

Jay(Jeongwook) Kim

EVP, DeepX, Korea



Abstract

We are entering the era of “AI Everywhere,” where Artificial Intelligence (AI) is becoming a foundational technology for society, much like electricity or Wi-Fi. AI is evolving beyond a mere tool that offers convenience into “Ambient Intelligence,” deeply integrated and interacting within our daily lives and industrial ecosystems. Amidst this paradigm shift, NPUs (Neural Processing Units), which process vast AI computations in real-time, are no longer an option but have become an indispensable component, akin to the very heart of future technology.

Until now, most AI services have been delivered by relying on cloud servers with immense computing resources. While this model contributed to the initial proliferation of AI technology, it is simultaneously revealing clear technical and structural limitations. Concerns over data security and privacy breaches, which arise from transmitting sensitive data to central servers, are eroding public trust in the technology. Network latency, caused by physical distance, acts as a critical drawback in fields like autonomous driving and robotics where split-second decisions are paramount. Furthermore, the massive operational costs required to transmit and process data from billions of devices to the cloud are becoming a major barrier to the widespread adoption and democratization of AI services.

To realize the true potential of automation, hyper-personalization, and real-time intelligent services, a new paradigm that moves beyond the centralized model is urgently needed.

The fundamental solution lies in On-Device AI. This is a technology that embeds the “brain” of AI directly onto the device where data is generated and consumed, enabling it to infer and make decisions independently without a network connection. By bypassing the cloud, On-Device AI innovatively solves the persistent challenges of cost, security, and speed. Data remains on the user’s device, ensuring complete privacy protection; it guarantees instantaneous responsiveness with zero physical latency; and it maximizes the economic viability of AI technology by eliminating unnecessary data transmission costs.

At this major inflection point, as the global AI market shifts from the cloud to the device, we at DeepX are confident in the infinite potential of the exponentially growing On-Device AI market. We are not merely following this trend; rather, we aim to lead this massive transformation through our core technologies and become a key player in pioneering this new era

Industrial Session 2 (TUESDAY, OCTOBER 14)

IN2

Emerging Sensor Technologies for Physical AI

Chair : Young-Ha Hwang (Soongsil University, Korea)

15:00~16:15, TUESDAY_ OCTOBER 14, 2025

Grand Ballroom (2F)

IN2-1

15:00-15:18

Printed Deformable Electronic Devices for Practical Uses

Prof. Unyong Jeong

POSTECH/MiDAS H&T



Abstract

Tactile sensors have taking increasing attention for the use in wearable healthcare devices and electronic skins for robots. In fabrication of the deformable tactile sensors, there have been two approaches; electronic sensor and iontronic sensor. Electronic tactile sensors monitor the electrical changes (resistance, capacitance, inductance, voltage, current) resulting from temperature change and mechanical deformation, either with/without selectors (diodes, transistors) and signal modulators (ring oscillator, analog-to-digital converter). Iontronic tactile sensors detect the electrical changes (voltage, capacitance, current) caused by charge distribution and ion transport in an electrolyte-containing medium, either with or without synaptic units used for signal modulation. In both approaches, several technological trends are emerging and competing; time-division multiple access (TDMA) versus event-driven parallel collection, passive sensing versus active sensing, and having multifunctions with clear decoupling between the functions. In this talk, I discuss some of the achievements in both the electronic and iontronic tactile sensors and compare the pros and cons of the approaches in the type of data collection, power supply, structural simplicity, and multifunctionality.

IN2-2

15:19-15:37

Tactile Sensing for Advanced Automation

Dr. Alexander Schmitz

XELA Robotics



Abstract

XELA provides the human sense of touch to robots. Our "uSkin" tactile sensors enable robots to perform tasks that previously only humans could do, like gently grasping or inserting objects, e.g. in assembly or warehouse automation. uSkin is small and easy to integrate into existing grippers and robot hands. The company started in August 2018 as a spin-off from Waseda University and has already >50 customers. The uSkin sensor is a 3-axis tactile sensor module with a soft surface. The uSkin "patch" sensor is available in 5 sizes. uSkin Curved has a curved shape similar to a human fingertip. uSkin Multi-Bend can be bent to attach the sensor to curved objects. We also integrate our sensors in robot hands and grippers. The robot hand has 368 tri-axis sensors. We can also modify uSkin to suit your needs.

IN2-3

15:38-15:56

Edge AI starts in the sensor

Dr. Mustahsin Adib

AMS Osram



Abstract

Industrial AI promises efficiency, automation, and scalability, but its success is fundamentally constrained by the quality and intelligence of the sensors feeding it. While the AI market is expanding rapidly, the sensor market evolves at a different pace—creating a gap between AI's potential and the realities of data collection. Traditional sensors act as passive data sources, often producing redundant or noisy streams that overload AI systems with resource-intensive preprocessing and validation tasks. The complexity lies in bridging this gap: industrial environments demand robust, efficient, and reliable data flows, yet testing, validation, and calibration grow more challenging as sensors integrate AI-like intelligence. The resolution is a new generation of AI-ready sensors that preprocess, compress, and filter information at the edge—reducing energy, latency, and computational costs. This talk will outline the implementation challenge, ams-OSRAM's approach and a call for action for the sensor industry.

IN2-4

15:57-16:15

Metaphotonics-Enhanced CMOS Image Sensor: The Future of Imaging and Sensing

Dr. Radwan Siddique

Samsung Semiconductor, Inc.



Abstract

The CMOS image sensor (CIS) market is rapidly expanding, driven by demand for smaller, smarter, and more capable imaging systems across mobile, automotive, industrial, and AI vision applications. As CIS faces growing challenges in pixel miniaturization, performance and functionality, metaphotonics - nanoscale photonic structures integrated directly on-chip offers a transformative path forward. This talk will introduce the role of metaphotonics-enhanced CIS, showing how it enables performance gains, supports higher pixel resolution, and enhances AI vision capabilities. Examples will highlight how metaphotonics improves light control, reduce crosstalk, and enable new features like spectral tuning and polarization detection on-chip. By co-embedding optical-electrical intelligence at the pixel level, metaphotonics is redefining CIS from imaging devices to multifunctional sensing platforms

Industrial Session 3 (MONDAY, OCTOBER 14)

IN3

End-to-End Optimization for AI Systems: LLM Efficiency and Chip-to-System Co-Design

Chair : Min-Seong Choo (Hanyang University, Korea)

16:30~17:45, TUESDAY _ OCTOBER 14, 2025

Grand Ballroom (2F)

IN3-1

16:30-17:05

End-to-End Optimization for Efficient LLM Inference: From Model Compression to Hardware Architecture

Gunho Park

Research Scientist, AI Computing Solution (NAVER Cloud), Korea



Abstract

Large language models deliver impressive capabilities but at high cost in memory traffic, compute, and latency. We present an end-to-end approach to efficient LLM inference that begins with model-compression algorithms and extends through CUDA kernels, runtime policy, and hardware architecture. On the algorithmic side, we revisit quantization beyond fixed-bit settings and introduce formats that enable multi-precision operation with minimal accuracy loss. These choices co-design with custom CUDA kernels to reduce latency and support dynamic, per-request precision selection with negligible overhead. We then map the resulting compute and bandwidth profiles onto custom hardware to fully realize efficiency. Case studies on production-scale LLMs show gains in tokens-per-second and energy efficiency, alongside reductions in memory footprint and total cost of ownership. The result is a practical recipe that links compression decisions to kernel behavior and, ultimately, to architectural implications—enabling consistent, deployable improvements.

IN3-2

17:05-17:40

Digital Twin-Driven Chip-to-System Co-Design

Tai SiK Yang

Professional, LG Electronics CTO SoC R&D Center



Abstract

This presentation introduces a digital twin-based chip-to-system co-design approach for optimizing high-speed interfaces in AI systems. By enabling performance and cost optimization at the design stage, the methodology reduces design iterations and accelerates product development, supporting efficient and timely delivery of AI solutions.

Regular Sessions (MONDAY, OCTOBER 13)

Samsung Electronics Session

DI1

Advanced Digital Circuit Design

Chair: Dong-Jin Chang (Chungnam National University, Korea)

13:30~14:45, MONDAY_ OCTOBER 13, 2025

NAPOLI (2F)

DI1-1 (38)

13:30-13:45

On the Data Dependency of the Read Speed of Low-Voltage SRAM with VSS-Assist Circuitry

Chien-Tung Liu, Yu-Chuan Hou, Tay-Jyi Lin, and Jinn-Shyan Wang
Chung-Cheng University, Taiwan

DI1-2 (128)

13:45-14:00

Via-Configurable Routing Network and Hard Macro Adaptability for 28 nm Structured ASIC

Junyu Lin¹, Binxu Ning², Jian Yu^{1,2}, Ning Chen^{1,2}, Tianqin Ye¹, and Lei Shen^{1,2}
¹*Fudan University, China*
²*Shanghai Fudan Microelectronics Group Co., Ltd., China*

DI1-3 (223)

14:00-14:15

Timing Modeling and Optimization of Ternary Logic Gates for Circuit-level Analysis

Minhyuk Kweon¹, Jeyeong Park¹, Seunghan Baek², Seokhyeong Kang¹, and Sunmean Kim³
¹*Pohang University of Science and Technology, Korea*
²*Samsung Electronics, Korea*
³*Kyungpook National University, Korea*

DI1-4 (230)

14:15-14:30

A Wide-Range Standard-Cell-Compatible Voltage Level Shifter with Transition-Controlled Current Generator in 3-nm Nano-Sheet Technology

Anuj Bhardwaj
ARM Embedded Technologies Pvt Ltd, India

DI1-5 (248)

14:30-14:45

Monolithic Hybrid-3D Standard Cell Library with Sandwiched Inter-Metal Layer for 3D Digital Computation-in-Memory Circuits

Chieh-Ling Lee¹, Chu-Hsiu Hsu¹, Chih-Chao Yang², Chang-Hong Shen², Kuan-Neng Chen¹, Po-Tsang Huang¹, and Chenming Hu^{1,3}

¹National Yang Ming Chiao Tung University, Taiwan

²Taiwan Semiconductor Research Institute, Taiwan

³University of California, USA

Synopsys Session

AM1

Analog and Mixed Signal Systems

Chair: Hanwool Jeong (Yonsei University, Korea)

13:30~14:45, MONDAY_ OCTOBER 13, 2025

VENICE (2F)

AM1-1 (6)

13:30-13:45

Power Amplifier-Voltage Controlled Oscillator with Mixer for Millimeter-Wave Transmitter Linearization

Wen-Cheng Lai

Ming Chi University of Technology, Taiwan

AM1-2 (112)

13:45-14:00

A Single-Channel 1-GS/s 62.2-dB SNDR Hybrid Voltage-Time Pipelined ADC with Parallel Conversion Technique in 40-nm CMOS

Huilin Zhou, Xinsheng Wang, Congyi Zhang, and Chenrui Liang

Harbin Institute of Technology, China

AM1-3 (234)

14:00-14:15

A Sub-100 nW Power-on-Reset Circuit With Integrated Brown-Out Detection and Autonomous Power Gating for Edge Devices

Inseo Son, Yoochang Kim, and Young-Ha Hwang

Soongsil University, Korea

AM1-4 (263)

14:15-14:30

An Ultra-Low Jitter Divider-Less Phase-Locked Loop using Differential Dual-Edge Sub-Sampling Phase Detector

Anshul Verma¹, and Bishnu Prasad Das²

Indian Institute of Technology Roorkee, India

AM1-5 (290)

14:30-14:45

An Analog-Front-End with ultra low-power in optical sensor for FMCW LiDAR system

Yehyeon An, Jonghyun Kim, Seungju Lee, and Jinwook Burm
Sogang University, Korea

ETRI Session

AI1

Lightweight AI/ML Systems

Chair: Seungsik Moon (Chungbuk National University, Korea)

13:30~14:45, MONDAY _ OCTOBER 13, 2025

MIAMI (2F)

AI1-1 (14)

13:30-13:45

FRIEREN: A Lightweight System for Face Resizing Image Detail Quality Evaluation via Robust Estimation of Image Naturalness

Yuan-Kang Lee, Kuan-Lin Chen, and Jian-Jiun Ding
National Taiwan University, Taiwan

AI1-2 (26)

13:45-14:00

Closit: Clipped-Regime Posit Quantization for Edge-Friendly Vision Transformers

Sungsoo Han, Dahun Choi, and Hyun Kim
Seoul National University of Science and Technology, Korea

AI1-3 (134)

14:00-14:15

AxAdderNet: Combining Approximate Computing to Quantized AdderNet

DaeRyong Shin¹, Min Kee Chang¹, HyunJin Kim¹, and Alberto A. del Barrio²
¹Dankook University, Korea
²Complutense University of Madrid, Spain

AI1-4 (153)

14:15-14:30

StripDet: Strip Attention-Based Lightweight 3D Object Detection from Point Cloud

Weichao Wang, Wendong Mao, and Zhongfeng Wang
Shenzhen Campus of Sun Yat-sen University, China

AI1-5 (259)

Layer Sensitivity Mixed-Precision Quantization for Image Super-Resolution

14:30-14:45

Jun Young Kim, Joo Hyeon Jeon, and Sung In Cho
Dongguk University, Korea

KETI Session

DI2

Crypto & Fault-Tolerant Systems

Chair: Byeong Yong Kong (Kongju National University, Korea)

15:00~16:15, MONDAY_ OCTOBER 13, 2025

NAPOLI (2F)

DI2-1 (9)

15:00-15:15

VitalSystem: A Fault-Tolerant System Architecture for Wafer-Scale Integration

Yiyang Liu, Jinghe Wei, Wenxin Xu, Leran Wang, Huixiang Li, and Ying Gao
China Electronics Technology Group Corporation, China

DI2-2 (49)

15:15-15:30

An Area-Time Efficient and Generic Accelerator for the Verification of Hash-Based Signature Schemes

Yueqin Dai¹, Yifeng Song¹, and Zhongfeng Wang^{1,2}
¹*Nanjing University, China*
²*Shenzhen Campus of Sun Yat-Sen University, China*

DI2-3 (195)

15:30-15:45

Scalable and High-Performance Number-Theoretic Transform Design for Lattice-Based Cryptography

Hien Nguyen¹, Quang Dang Truong², Hanho Lee², and Tuy Tan Nguyen^{3,4}
¹*Northern Arizona University, USA*
²*Inha University, Korea*
³*Florida A&M University – Florida State University College of Engineering, USA*
⁴*Florida State University, USA*

DI2-4 (239)

15:45-16:00

Design of Robust Clock-Tree Circuit with Transient-Recovery Technique

Junhwa Jeong¹, Jongho Lee¹, Hoyeon Shin¹, Ilho Myeong², and Ickhyun Song¹

¹Hanyang University, Korea

²Myongji University, Korea

DI2-5 (282)

16:00-16:15

Fast and Energy-Efficient Pipelined Vedic Multiplier Design for Modern Cryptographic Processors

Akkapolu Sankararao, Naveen Kollepara, Vashist Managari, and Binsu J Kailath

IIITDM Kancheepuram, India

OPENEDGES Technology Session

AM2

SAR ADCs and its Building Blocks

Chair: Wonyoung Lee (Seoul National University of Science and Technology, Korea)

15:00~16:15, MONDAY_ OCTOBER 13, 2025

VENICE (2F)

AM2-1 (8)

15:00-15:15

A 66.7dB-SNDR Piplined-SAR ADC with On-Chip Bit-Weight Calibration Achieving $\Delta\text{SNDR} < 2.4 \text{ Db}$ Across PVT Variations

Jinwei Zhang, Haolin Han, Ruili Ren, Shubin Liu, and Zhangming Zhu

Xidian University, China

AM2-2 (32)

15:15-15:30

A 10-bit 40-MS/s Capacitor-Swapping SAR ADC in 180-nm CMOS

Ying-Liang Li, and Yung-Hui Chung

National Taiwan University of Science and Technology, Taiwan

AM2-3 (154)

15:30-15:45

A 99.1 dB-SNDR CT-DT NS SAR ADC with Two-Stage Stacking Inverter-Cascoded FIA

Yanzhujun Du, Lingxin Meng, Menglian Zhao, and Zhichao Tan

Zhejiang University, China

AM2-4 (193)

15:45-16:00

A 72.7-uW Noise Shaping SAR-Assisted Incremental ADC with Extended Counting Achieving 88.5-dB SNDR and 179.9-dB FoMSNDR

Yi Huo, Menglian Zhao, and Zhichao Tan
Zhejiang University, China

AM2-5 (291)

16:00-16:15

An SSF-Based Fast-Transient LDO as Reference Buffer for a 12-bit 50-MS/s SAR ADC in 40-nm CMOS

Peijuan Ju^{1,2}, Dixian Zhao^{1,2}, and Qisong Wu^{1,2}
¹*Southeast University, China*
²*Purple Mountain Laboratories, China*

TechwidU Session

AI2

AI/ML Accelerators

Chair: Youngjoo Lee (Korea Advanced Institute of Science and Technology, Korea)

15:00~16:15, MONDAY_ OCTOBER 13, 2025

MIAMI (2F)

AI2-1 (19)

15:00-15:15

An Efficient Accelerator for Attention Mechanism Based on Combined-Head Low-Rank Projection and Unified-PE Candidate Selection

Xingyuan Hu¹, Xulong Zhang¹, Xiao Cong¹, Haoran Geng¹, Chongkang Tan², Yuan Du¹, and Li Du¹
¹*Nanjing University, China*
²*Ant Group, China*

AI2-2 (44)

15:15-15:30

An Energy-Efficient Super-Resolution Processor with Enhanced Tiling Artifact Reduction

Byeungseok Yoo, Sungjin Park, Sunwoo Lee, and Dongsuk Jeon
Seoul National University, Korea

AI2-3 (91)

15:30-15:45

A Dual-Mode High Efficient Hardware Architecture Design for Diffusion Models

Tsung-Lin Tsai, Yi-Cheng Lo, Ching-Yao Chen, and An-Yeu (Andy) Wu
National Taiwan University, Taiwan

AI2-4 (171)

15:45-16:00

ECHO: An Efficient Co-Designed ASR Accelerator with Hardware-Friendly and Audio-Aware Attention

Tseng-Jen Li, and Tian-Sheuan Chang
National Yang Ming Chiao Tung University, Taiwan

AI2-5 (292)

16:00-16:15

Leveraging Natural Structured Sparsity for Energy-Efficient Spiking Transformer Processing

Hyunseok Jung, Dongwoo Lew, and Jongsun Park
Korea University, Korea

LG Electronics Session

AM3

Delta-Sigma ADCs and Power Conversion Techniques

Chair: Jun-Rim Choi (Kyungpook National University, Korea)

16:30 ~ 17:45, MONDAY_OCTOBER 13, 2025

VENICE (2F)

AM3-1 (33)

16:30-16:45

An 88.6-dB SNDR Discrete-Time Delta-Sigma Modulator Using Two-Stage Floating Inverter Amplifiers in 180-nm CMOS

Chun-Yang Chiu, and Yung-Hui Chung
National Taiwan University of Science and Technology, Taiwan

AM3-2 (46)

16:45-17:00

A 17.0-ENOB 400Hz-BW MASH 2-1 ADC with a Time-Multiplexed Nested SDM Quantizer

Zhengzhe Jia, Xinyu Xie, and Zeyu Cai
Peking University, China

AM3-3 (113)

17:00-17:15

Active Time-Constant Error Compensation in Multi-Bit Continuous-Time Delta-Sigma Modulators

Tobias Wolfer, and Eckhard Hennig
Reutlingen University, Germany

AM3-4 (244)

MPPT Boost Converter with AFE for MIC-Based Solar Power Systems

17:15-17:30

Haechan Park, Jooyun Oh, Jaehyeok Lee, Sungwan Hong, and Joongho Choi
University of Seoul, Korea

AM3-5 (246)

Emulated Peak Current Mode Buck Converter for High Step-Down Applications

17:30-17:45

Minkwang Ji, Jiho Jung, Jihun Oh, and Joongho Choi
University of Seoul, Korea

Samsung Electronics Session

AI3

AI/ML Algorithms

Chair: Sungju Ryu (Sogang University, Korea)

16:30 ~ 17:45, MONDAY_OCTOBER 13, 2025

MIAMI (2F)

AI3-1 (48)

PROGRESSIVE FEW-SHOT NAS VIA MULTIPLE ELASTIC SUBSUPERNETS FOR EFFICIENT NETWORK SEARCH

16:30-16:45

Oscal Tzyh-Chiang Chen^{1,2}, Ya-Yun Cheng¹, Zih-Rong Lin¹, and Manh-Hung Ha²
¹*National Chung Cheng University, Taiwan*
²*Vietnam National University, Vietnam*

AI3-2 (109)

Efficient Down-sampling in Hybrid Neural Networks using Adversarial Autoencoders

16:45-17:00

Jonghyeon Nam¹, Daeheon Lee¹, Joonseok Kim¹, Eunji Kwon², and Seokhyeong Kang¹
¹*Pohang University of Science and Technology, Korea*
²*Kookmin University, Korea*

AI3-3 (220)

Hardware-Aware Backpropagation Training for SNNs on Analog, Ultra-Low Power Neuromorphic Hardware Compensating for Mismatch

17:00-17:15

Matthias Ochs, Alexander Greif, Max Jamula, and Ralf Brederlow
Technical University of Munich, Germany

AI3-4 (262)

17:15-17:30

APSDCP-Net: Adaptive Patch-Size Dark Channel Prior Network for Single Image Dehazing

Ming-Yang Tu, Kuan-Lin Chen, and Jian-Jiun Ding

National Taiwan University, Taiwan

AI3-5 (331)

17:30-17:45

A Convolutional Autoencoder-based System for Point Cloud Compression

Lih-Jen Kau, and Yong-Wei Liu

National Taipei University of Technology, Taiwan

ETRI Session

RF1

High Performance RF/mm-Wave Oscillators

Chair: Donggu Im (Jeonbuk National Univeristy, Korea)

16:30 ~ 17:45, MONDAY_OCTOBER 13, 2025

CAPRI (2F)

RF1-1 (41)

16:30-16:45

A Dual-Core Mode-Switched L-C Coupled Class-FVCO with 43 % Tuning Range

Kastur Roy¹, Anik Batabyal², and Rajesh Zele¹

¹*Indian Institute of Technology Bombay, India*

²*Silicon Labs, India*

RF1-2 (104)

16:45-17:00

Phase Manipulation VCO Employing Current Harmonic Cancellation Achieving 5 dB Phase Noise Reduction at 1/f³ Region

Aulya Sholehah Wataawa Sau¹, Hapsah Aulia Azzahra², Muhammad Fakhri Mauludin¹, Xi Zhu³, Jae-won Nam⁴, and Jusung Kim⁵

¹*Hanbat National University, Korea*

²*Karlsruhe Institute of Technology, Germany*

³*University of Technology Sydney, Australia*

⁴*Seoul National University of Science and Technology, Korea*

⁵*Ewha Womans University, Korea*

RF1-3 (177)

17:00-17:15

Design of a Low Phase Noise Quadrature DCO Using Dual Superharmonic Injection in 55nm CMOS for Ka-Band Applications

Devesh Bhaskaran, and Shashidhar Tantry
PES University, India

RF1-4 (252)

17:15-17:30

A 151.9-165.9 GHz 8.8% FTR Quadrature Voltage Controlled Oscillator in 28-nm FDSOI

Waseem Abbas, Samir Aziri, Christoph Wagner, and Golsa Ghiaasi
Silicon Austria Labs, Austria

RF1-5 (297)

17:30-17:45

A 27 GHz Phase-Coupled Distributed Quad-Core Oscillator in 12 nm FinFET

Valentina Marazzi¹, Lorenzo Porcheddu¹, Marco Garampazzi², Enrico Temporiti²,
and Danilo Manstretta¹

¹*University of Pavia, Italy*

²*Marvell Technology Inc, Italy*

Regular Sessions (TUESDAY, OCTOBER 14)

Dnotitia Session

DI3

Digital Signal Processing Accelerators

Chair: Hoyoung Yoo (Chungnam National University, Korea)

9:00~10:30, TUESDAY_ OCTOBER 14, 2025

NAPOLI(2F)

DI3-1 (149)

9:00-9:15

A 40nm CMOS PAM-2/4/8 DSP-based Transmitter with 14-tap Feedforward Equalization

Seung-Mo Jin, Dong-Ho Kim, Seung-Hwan Gong, Jae-Geon Lee, Dong-Hyun Lee, Jae-Hyeon Pyeon, In-Ho Han, and Min-Seong Choo
Hanyang University, Korea

DI3-2 (164)

9:15-9:30

pre-Decision Feedforward Equalizer for High-Speed DSP-based Wireline Receiver using Hardware-in-the-Loop Verification on RF-SoC

Jae-Geon Lee, Seung-Hwan Gong, Seung-Mo Jin, Dong-Ho Kim, Dong-Hyun Lee, Jae-Hyeon Pyeon, In-Ho Han, and Min-Seong Choo
Hanyang University, Korea

DI3-3 (199)

9:30-9:45

A Pipeline-Driven FPGA Accelerator with Memory-Scheduling for Neuromorphic Computing

Zhipeng Liao¹, Tianyang Li², Ziyang Shen^{1,3}, Chaoming Fang^{1,3}, Jie Yang^{1,2,3}, and Mohamad Sawan^{1,2,3}
¹*Westlake University, China*
²*Westlake Institute for Optoelectronics, China*
³*Integrated-On-Chips Brain-Computer Interfaces Zhejiang Engineering Research Center, China*

DI3-4 (216)

9:45-10:00

Binary-Encoding Based Scalable Digital Ising Machine for Traveling Salesman Problems: Spin-Efficient and Fast Convergence

Wentao Huang, Kaili Zhang, Lang Zeng, Bolin Zhang, Yu Liu, Bojun Zhang, Jinkai Wang, Yue Zhang, Youguang Zhang, Weisheng Zhao, and Deming Zhang
Beihang University, China

DI3-5 (218)

A Quantitative Evaluation Method of Neural Rendering Accelerators

10:00-10:15

Hayun Oh¹, and Youngjoo Lee²

¹Pohang University of Science and Technology, Korea

²Korea Advanced Institute of Science and Technology, Korea

DI3-6 (349)

CoRN-LN: Compressed Reciprocal Newton Method for Efficient Layer Normalization

10:15-10:30

Dawon Choi, Hana Kim, and Ji-Hoon Kim

Hanyang University, Korea

ETRI Session

PE

Power and Energy Circuits and Systems

Chair: Seungkyu Choi (Kyung Hee University, Korea)

9:00~10:30, TUESDAY_ OCTOBER 14, 2025

VENICE (2F)

PE-1 (95)

A High PSR LDO with Adaptive Feedforward Ripple Cancellation and Error Amplifier Noise Cancellation

9:00-9:15

Hung-Ju Lee, Liang-Kai Wang, and Kea-Tiong Tang

National Tsing Hua University, Taiwan

PE-2 (105)

A Hybrid Buck-Boost Converter with Single Duty Cycle Control and Continuous Output Current

9:15-9:30

Tiantian Tang¹, Chen Hu¹, Ming Yu¹, Xun Liu², and Junmin Jiang¹

¹Southern University of Science and Technology, China

²The Chinese University of Hong Kong, China

PE-3 (165)

9:30-9:45

A Three-Level Inverting Buck Converter with 5 μ s Response Time and 20mV Output Ripple for Micro-LED Displays

Gang Liu¹, Wuxiao Dong¹, Ruidong Li², Guoqing Li², Junmin Jiang³, and Xun Liu¹

¹*The Chinese University of Hong Kong, China*

²*Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Company Ltd., China*

³*Southern University of Science and Technology, China*

PE-4 (201)

9:45-10:00

A 5V-to-1V Hybrid Buck Converter with Asynchronized Switched Inductors and Hybrid Controls for Fast Load Transient

Haoqiang Deng¹, Ming Yu¹, Ruidong Li², Chen Hu¹, Guoqing Li², Xun Liu³, and Junmin Jiang¹

¹*Southern University of Science and Technology, China*

²*Shandong Yunhai Guochuang Innovative Technology Co., Ltd., China*

³*The Chinese University of Hong Kong, China*

PE-5 (251)

10:00-10:15

A Discontinuously Resonant Operation for Continuously-Scalable-Conversion-Ratio Switched Capacitor Converter with Enhanced Power Efficiency and Output Capability

Haozhe Zhang¹, Chuang Wang², Xiaosen Liu¹, Xuliang Wang¹, Renwei Chen¹, Xuchen Men¹, Feng Wang², and Yan Wang¹

¹*Tsinghua University, China*

²*Huawei Technologies Co., Ltd, China*

PE-6 (266)

10:15-10:30

Advanced Voltage Measurement Unit with On-Chip High-Pass Filters for Battery EIS System

Byeongho Hwang, Yunchae Lee, Jihan Shin, Jinho Park, Uikyoung Lee, and Kyeongha Kwon

Korea Advanced Institute of Science and Technology, Korea

ASICLAND Session

AI4

PIM/CIM Systems

Chair: Seokhyeong Kang (Pohang University of Science and Technology, Korea)

9:00~10:30, TUESDAY _ OCTOBER 14, 2025

MIAMI (2F)

AI4-1(22)

9:00-9:15

Energy-Efficient ReRAM-based In-Memory Computing with Dual SNN/ANN Modes

Chang-Yu Kuo, Tian-Sheuan Chang, and Tsung-Heng Tsai
National Yang Ming Chiao Tung University, Taiwan

AI4-2 (65)

9:15-9:30

A 6T SRAM Analog CIM Macro for 8-bit MAC with Input/Weight Partitioning for High Signal Margin and Throughput

Abhishek Goel, Cheena Singhal, Dinesh Kushwaha, Sparsh Mittal, and Sudeb Dasgupta
Indian Institute of Technology Roorkee, India

AI4-3 (190)

9:30-9:45

ETA: Efficient Transformer Attention Mapping for ReRAM-based Compute-In-Memory Architectures

Johnny Rhe, Juhong Park, Kang Eun Jeon, and Jong Hwan Ko
Sungkyunkwan University, Korea

AI4-4 (217)

9:45-10:00

IR-aware Weight Remapping Considering Thermal Effect and Stuck-at Faults in RRAM Crossbar Array

Shih-Han Chang, Yi-Lun He, and Chien-Nan Jimmy Liu
National Yang Ming Chiao Tung University, Taiwan

AI4-5 (222)

10:00-10:15

A 28nm 20 TOPS/W In-Memory Search Engine with Pre-Charge-Free SRAM-based TCAM and Hybrid-Match Mechanism for Few-Shot Learning

Jen-Chieh Wang¹, Chi-Tse Huang¹, Chia-Wei Su², Chun-Fu Chen³, I-Chyn Wey², Hsiang-Yun Cheng⁴, and An-Yeu (Andy) Wu¹

¹ National Taiwan University, Taiwan

² Chang Gung University, Taiwan

³ National Taiwan University of Science and Technology, Taiwan

⁴ Academia Sinica, Taiwan

AI4-6 (293)	Bit-Preserving Analog Alignment-Based Cross-Domain FP-CIM for LLMs
10:15-10:30	Huiwon Kim, Dongwoo Lew, and Jongsun Park <i>Korea University, Korea</i>

Samsung Electronics Session

AM4	Analog Amplifiers and Filters
------------	--------------------------------------

Chair: Jusung Kim (Ewha Womans Univ., Korea)

13:30~14:45, TUESDAY_ OCTOBER 14, 2025

GRAND BALL ROOM (2F)

AM4-1 (18)	A Sub-Threshold Tunable Band-Pass Filter for Low- Power Audio Signal Processing
13:30-13:45	Ahmed Reda Mohamed <i>KFUPM, Saudi Arabia</i>
AM4-2 (174)	A 55 MHz-Bandwidth Sub-μV-Offset High-Precision Amplifier with Two-step Automatic Offset Calibration
13:45-14:00	Yang Zhang, Zi Wang, and Mingyi Chen <i>Shanghai Jiao Tong University, China</i>
AM4-3 (183)	A Temperature-Stabilized Gm Technique for Folded-Cascode OTAs in 22nm FDSOI Technology
14:00-14:15	Claire Mahusay, Cedric Allen Oria, Arcel Leynes, Maria Sophia Ralota, Vincent Angelo Bogg's Roxas, Marc Rosales, and Maria Theresa de Leon <i>University of the Philippines Diliman, Philippines</i>
AM4-4 (267)	A 12-μV Offset Low-Input-Bias-Current High-Precision CMOS Operational Amplifier with Automatic Offset Calibration
14:15-14:30	Kunxun Luo, Jingquan Liu, and Jingquan Liu <i>Shanghai Jiao Tong University, China</i>

AM4-5 (296)

14:30-14:45

A Low Power, Bandwidth Enhanced, Negative-R Assisted Fourth Order Active-RC Filter

Sayyad Arif^{1,5}, Nagaveni S², Soumya Gupta^{3,5}, and Manjunath Kareppagoudr^{4,5}

¹Sahyadri College of Engineering and Management, India

²Indian Institute of Technology, India

³Oregon State University, USA

⁴Sensesemi Technologies, India

⁵CuriousIC Edu, India

DeepX Session

RF2

RF Transceivers and Building Blocks

Chair: Jaeho Im (Hongik University, Korea)

13:30~14:30, TUESDAY_ OCTOBER 14, 2025

NAPOLI (2F)

RF2-1 (83)

13:30-13:45

A 63.6-81 GHz Broadband LNA with 22.9 dB Gain and 4.9 dB NF in a 65-nm CMOS Technology

Guanglai Wu^{1,2}, Yun Fang^{2,3}, Zongming Duan⁴, Yi Zhang¹, Yufeng Guo¹, Yongjie Li², and Hao Gao^{1,2,3,5}

¹Nanjing University, China

²Purple Mountain Laboratory, China

³Southeast University, China

⁴East China Research Institute of Electronic Engineering, China

⁵Eindhoven University of Technology, Netherlands

RF2-2 (125)

13:45-14:00

K-Band 65-nm CMOS 2-Stage LNA Using High- Pass Filter for Low-Noise and Neutralization Capacitor for Wideband Performance

Chaeyun Kim, Hyojin Yoon, Jaeyong Lee, and Changkun Park

Soongsil University, Korea

RF2-3 (241)

A V-Band Noise Canceling LNA for Atmospheric Temperature Profiling Radiometers

14:00-14:15

Mounika Kare¹, Anik Batabyal², and Rajesh Zele¹

¹Indian Institute of Technology Bombay, India

²Silicon Labs Hyderabad, India

RF2-4 (273)

A 2-4GHz Wideband Transmitter Front-End for FMCW Through-wall Radar Applications

14:15-14:30

Yunqi Yang¹, Haoyu Shen², Hao Lei¹, Zhigang Fu¹, Pengcheng Wang¹, Yilin Xu¹, Fanxun Cai¹, Xiao Fang¹, and Hui Zhang¹

¹Beihang University, China

²Institute of Microelectronics of the Chinese Academy of Sciences, China

TechwidU Session

AM5

High-speed Wireline Techniques

Chair: Junghyup Lee (Daegu Gyeongbuk Institute of Science & Technology, Korea)

13:30~14:45, TUESDAY_ OCTOBER 14, 2025

VENICE (2F)

AM5-1 (129)

A Booster-Enhanced Mismatch-Canceling Latch-Based True Random Number Generator for High-Speed Operation

13:30-13:45

Yutao Deng, and Mahfuzul Islam

Institute of Science Tokyo, Japan

AM5-2 (148)

A 20-to-32-Gb/s 1.37 pJ/bit PI-based CDR with a Direct Proportional Path and an IIR Filter for Low Latency and Wide ppm Tracking in 28-nm CMOS

13:45-14:00

Seung-Hwan Gong, Dong-Hyun Lee, Seung-Mo Jin, Dong-Ho Kim, Jae-Geon Lee, In-Ho Han, Jae-Hyeon Pyeon, and Min Seong Choo

Hanyang University, Korea

AM5-3 (159)

14:00-14:15

A 112Gb/s PAM4 Mach-Zehnder modulator Driver in 12nm FinFET with 3.8V Output Swing for Analog-Digital Co-integration

Giovanni Marco Rubino, Alessio De Pr`a, and Danilo Manstretta
University of Pavia, Italy

AM5-4 (236)

14:15-14:30

A 56 Gb/s PAM-4 CDR Circuit using Middle Transition Masking and Integrated Bit Decoding Schemes

Seung-Gyun Kim, and Won-Young Lee
Seoul National University of Science and Technology, Korea

OPENEDGES Technology Session

BM

Biomedical Circuits and Systems

Chair: Seong-Jin Kim (Sogang University, Korea)

13:30~14:45, TUESDAY_ OCTOBER 14, 2025

MIAMI (2F)

BM-1 (118)

13:30-13:45

A Reconfigurable 8-Channel Dual-Mode Neural Stimulator with High-Voltage Compliance and 97% Efficiency

Yijun Ye¹, Yutao Mao¹, Wenjun Zou², Hui Wu², Xing Liu², Ziqi Tan¹, Mostafa Katebi⁴, Jie Yang^{2,3}, and Mohamad Sawan^{1,2,3}

¹*Westlake Institute for Optoelectronics, China*

²*Westlake University, China*

³*Integrated-on-Chips Brain-Computer Interfaces Zhejiang Engineering Research Center, China*

⁴*Iran University of Science and Technology, Iran*

BM -2 (138)

13:45-14:00

A Non-Invasive Ultrasound-Transmission-Based Thermometry Method for Multi-Layer Deep Tissue Monitoring

Saebyeok Shin, Jaehong Jung, Mohith Manohara, Anantha P. Chandrakasan, and Ahmad Bahai
University of Cambridge, USA

BM -3 (167)

14:00-14:15

A Continuous-Wave/Frequency-Domain Reconfigurable Light-Sensing Readout Circuit for Functional Biomedical Imaging Application

Wenzhe Qin, Huanyu You, Sibopeng, Xiafan Gu, Eva Guttmann-Flury, Jiajun Yuan, and Jian Zhao

Shanghai Jiao Tong University, China

BM -4 (188)

14:15-14:30

Low Fractional Spurs Frequency Synthesizer for Nuclear Magnetic Resonance Measurement Systems

Parham Davami, Guillaume Mocquard, and Thomas Burger

Federal Institute of Technology Zurich, Switzerland

BM -5 (276)

14:30-14:45

A 16-Channel TDM Spectral Feature Extraction Using IIR Filter for Closed-loop Neuromodulation

Tarun Choudhary, Lakshmi Iyer, and Laxmeesha Somappa

Indian Institute of Technology Bombay, India

Furiosa AI Session

CM

Beyond CMOS: Nanoelectronics and Hybrid Systems Integration

Chair: Mahfuzul Islam (Institute of Science Tokyo, Japan)

15:00~16:15, TUESDAY_ OCTOBER 14, 2025

NAPOLI (2F)

CM-1 (55)

15:00-15:15

A High-Performance RRAM-Based PMM Accelerator for Lattice-Based PQC

Yang Chen, Zeren Zhu, Bei Wang, Chenghua Wang, and Yijun Cui

Nanjing University of Aeronautics and Astronautics, China

CM-2 (62)

15:15-15:30

A DL-MRBL Scheme with Variation-Resilient Timing for Wide Voltage STT-MRAM

Ruiqi Zhang, Shuyu Wang, Haoran Du, and Hao Cai

Southeast University, China

CM-3 (85)

Multi-Channel Quantum-Effect Thin-Film Transistors for beyond CMOS Applications

15:30-15:45

Mohammad Masum Billah¹, Moath Alathbah², Jung Bae Kim³, and Jin Jang⁴

¹Islamic University, Bangladesh

²King Saud University, Saudi Arabia

³Applied Materials Inc., USA

⁴Kyung Hee University, Korea

CM-4 (142)

An Enhanced ASAP7 PDK with PowerVia Technology for IR Drop and PPA Evaluation

15:45-16:00

Mingjie Yu, Jiaqi Dou, Bingyi Ye, Yang Shen, Xiaojin Li, Yanling Shi, Yuhang Zhang, and Yabin Sun

East China Normal University, China

CM-5 (231)

Design Automation for a-IGZO Thin Film Technology using a Multi-row Standard Cell Architecture

16:00-16:15

Yi-Ting Lin¹, Yalun Tang², Byeonggon Kang³, Iris Hui-Ru Jiang¹, Kenji Nomura², Yuhwa Lo², Lifu Chang⁴, Bill Lin², and Chung-Kuan Cheng³

¹National Taiwan University, Taiwan

²University of California San Diego, USA

³University of California San Diego, USA

⁴The MOSIS Service, USA

LG Electronics Session

AM6

Emerging Computing Systems

Chair: Younghyun Lim (Kyunghee University, Korea)

15:00~16:15, TUESDAY_ OCTOBER 14, 2025

VENICE (2F)

AM6-1 (61)

Advanced Techniques for Mitigating Power Supply Induced Jitter in Low-Cost, Multi-Lane, Multi-PHY Timing Controller Solutions in 8 nm FinFET

15:00-15:15

Subhadeep Datta¹, Ankur Ghosh¹, A Santosh Kumar Reddy¹, Umamaheswara Reddy Katta¹, Manohar Seetharam¹, Byunghyun Lim², Jongjae Ryu², Goeun kim², Doohee Lim², Sachin Kashyap¹, Mohit Arora¹, Bhargavi SPH¹, Saikat Hazra¹, Sumanth Chakkirala¹, and Avneesh Singh Verma¹

¹Samsung Semiconductor India Research, India

²Samsung Electronics, Korea

AM6-2 (67)

15:15-15:30

ChargeFloat-TQ: A Charge-Domain-Based Tracking-Quantized Floating-Point Computing-in-Memory Accelerator Macro

Yu Liu^{1,2}, Hao Li¹, Changxin Yue¹, Xiulong Wu^{1,2}, Chunyu Peng^{1,2}, Wenjuan Lu^{1,2}, Chenghu Dai^{1,2}, Xin Li^{1,2}, and Zhiting Lin^{1,2}

¹Anhui University, China

²The Anhui High-performance Integrated Circuit Engineering Research Center, China

AM6-3 (140)

15:30-15:45

A 10T SRAM-Based PUF Enhanced by In-Memory Computing for Secure Authentication

Neha Maheshwari¹, Shivam Vaish¹, Kwok Tai Chui², Brij Bhooshan Gupta³, and Santosh Kumar Vishvakarma¹

¹Indian Institute of Technology Indore, India

²Hong Kong Metropolitan University, Hong Kong

³Asia University, Taiwan

AM6-4 (156)

15:45-16:00

A Signed-Transfer SRAM Computing-In-Memory Macro with In-Column Reconfiguration DAC and 2bit/Cycle Quantization

Ying Pan, Xin Li, Yuanyang Wang, Jiaqi Chen, Yang Lou, Yifan Wu, Jianxing Zhou, Qiushi Feng, Wenqiang Zhang, Baofa Wu, Chenghu Dai, Yu Liu, Xiulong Wu, and Zhiting Lin
Anhui University, China

AM6-5 (158)

16:00-16:15

A 3T2C eDRAM CIM Macro with Configurable Sensing and Calibration for Ternary Neural Network

Dong-Hyun Lee, Seung-Mo Jin, Dong-Ho Kim, Seung-Hwan Gong, Jae-Geon Lee, In-Ho Han, Jae-Hyeon Pyeon, and Min-Seong Choo
Hanyang University, Korea

Furiosa AI Session

SN

Sensory, Neural, and Nonlinear Circuits and Systems

Chair: Hldeaki Okazaki (Shonan Institute of Technology, Japan)

15:00~16:15, TUESDAY_ OCTOBER 14, 2025

MIAMI (2F)

SN-1 (97)

3ETSS: An Energy-Efficient Event-based Tactile Sensing System

15:00-15:15

Yuncheng Lu¹, Kiho Seong¹, Chufeng Yang¹, Junying Li¹, Zechen Wang¹, Si En Timothy Ng¹, Shibi Varku¹, Arindam Basu², Nripan Mathews¹, and Tony Tae Hyoung Kim¹

¹Nanyang Technological University, Singapore

²City University of Hong Kong, Hong Kong

SN-2 (283)

A 65nm 0.0736mm²/Pixel Simultaneous Energy-Harvesting-and-Sensing 2-by-2 Self-Powered CMOS Image Sensor Pixel Array Using Self-Oscillating Voltage Doubler for Thermal-Aware Zero-Stand-by-Power Imaging

15:15-15:30

Kei Awano¹, Yoshitsune Sugimura¹, Yuma Ota¹, You Wu¹, Keishi Ogura¹, Hiroaki Kitaike¹, Kento Okamura¹, Shufan Xu¹, Jin Nakamura², Masaya Kaneko², Yuta Kimura³, Hiroaki Nakamura³, Ruilin Zhang¹, Hirofumi Shinohara¹, Kunyang Liu¹, and Kiichi Niitsu¹

¹Kyoto University, Japan

²Meitec Corp., Japan

³Shuhari System Inc., Japan

SN-3 (82)

Periodic orbits and Hardware Implementation of Permutation XOR Cellular Automata

Yosuke Suzuki, and Toshimichi Saito

Hosei University, Japan

SN-4 (103)

FPGA Implementation and Analysis on Parallel and Pipeline Approximate Softmax for Transformer

15:45-16:00

Abdullah Celep^{1,2}, Trio Adiono¹, Infall Syafalni¹, Nana Sutisna¹, Nur Ahmadi¹, and Rahmat Mulyawan¹

¹Bandung Institute of Technology, Indonesia

²Technical University of Munich, Germany

SN-5 (237)

16:00-16:15

THES-SNN: Thresholded Hybrid Encoding with Single-Spike Neurons for Energy-Efficient Spiking Neural Networks

Jia Yu, Tianyang Yu, Bi Wu, Ke Chen, Chenggang Yan, and Weiqiang Liu
Nanjing University of Aeronautics and Astronautics, China

ASICLAND Session

DI4

Computation Optimization

Chair: Yeong-kyo Seo (Inha University, Korea)

16:30~17:45, TUESDAY_ OCTOBER 14, 2025

NAPOLI (2F)

DI4-1 (98)

16:30-16:45

BWFA-CAT: Bidirectional Wavefront Sequence Alignment with Content-Aware Tiling and Its Hardware Accelerator

Chia-Hung Lin, Po-Yen Chang, and Yi-Chang Lu
National Taiwan University, Taiwan

DI4-2 (135)

16:45-17:00

Posit adder and multiplier with variable input and output exponent sizes

Min Kee Chang¹, Dae Ryong Shin¹, HyunJin Kim¹, and Alberto A. del Barrio²
¹*Dankook Univeristy, Korea*
²*Complutense University of Madrid, Spain*

DI4-3 (160)

17:00-17:15

A Hardware-Efficient Approximate LMS-FFE for PAM4 Optical Communication Systems

Yunjie Zhao, Hongfei Sun, Rong Wu, Ke Chen, Bi Wu, and Chenggang Yan
Nanjing University, China

DI4-4 (228)

17:15-17:30

Hardware-Efficient VLSI Architecture for L-BFGS Detection in MIMO-OFDM Systems

Xuenan Wang, Yijing Yang, Chenggang Yan, Bi Wu, and Ke Chen
Nanjing University of Aeronautics and Astronautics, China

DI4-5 (281)

17:30-17:45

A Configurable RISC-V Vector Processor with FSM-Driven Accelerator for Data-Intensive Workloads

Akkapolu Sankararao, Vashist Managari, Naveen Kollepara, and Binsu J Kailath
Indian Institute of Technology Madras, India

AM7

Sensors and Precision References

Chair: Jusung Kim (Ewha Womans University, Korea)

16:30~17:45, TUESDAY_ OCTOBER 14, 2025

VENICE (2F)

AM7-1 (11)

16:30-16:45

A Sub-1-V 2-Bit Low-Noise and High-PSRR Low-Dropout Linear Regulator in 65-nm SOI CMOS for 5G Applications

Li Dai^{1,2}, Jin Li^{1,2,3}, Bo Chen^{1,2}, Linqian Zhao^{1,2}, and Tao Yuan^{1,2,3}

¹*Shenzhen University, China*

²*Guangdong-Hong Kong Joint Laboratory for Big Data Imaging and Communication, China*

³*State Key Laboratory of Millimeter Waves, China*

AM7-2 (71)

16:45-17:00

A 0.01 mm² RC-Filter-Based Temperature Sensor with Phase-Domain DSM Readout Achieving 232fJ·K² Resolution FoM

Shuan Yang¹, Tai-Hong Chen¹, Yu-Chi Wang¹, Chia-Hsi Fang¹, Chun-Yu Lin¹, Shan-Chih Tsou², Shon-Hang Wen², Kuan-Dar Chen², and Tsung-Hsien Lin¹

¹*National Taiwan University, Taiwan*

²*MediaTek, Taiwan*

AM7-3 (93)

17:00-17:15

A 1.86ppm/°C CMOS-Only Voltage Reference with 20mA Load Driving Capability

Huiqi Chen¹, Zhaonan Lu¹, Zili Zhou¹, Jiankao Pan², Shuang Song¹, and Menglian Zhao¹

¹*Zhejiang University, China*

²*Zhejiang Transsemi Microelectronics Co., Ltd, China*

AM7-4 (189)

17:15-17:30

A CMOS SOI 180nm Sub-ranging Bandgap Reference with 4.5ppm/°C TC across -40 to 175°C

Mingrui Wang¹, Hengchen Zou¹, Rui Martins^{1,2}, Pui-In Mak¹, and Ka-Meng Lei¹

¹University of Macau, China

²Universidade de Lisboa, Portugal

AM7-5 (258)

17:30-17:45

A 3.35 and 4.18 ppm/oC Dual-output Bandgap Reference Circuit with Wide Temperature Range Using Curvature and Digital PVT Compensation

Tzung-Je Lee¹, Zi-Yi Huang¹, Aleksandr Vasjanov², and Vaidotas Barzdenas²

¹National Sun Yat-Sen University, Taiwan

²Vilnius Gediminas Technical University, Lithuania

AI5

Emerging AI/ML Solutions

Chair: Injae Yoo (Busan National University, Korea)

16:30~17:45, TUESDAY_ OCTOBER 14, 2025

MIAMI (2F)

AI5-1 (106)

16:30-16:45

A 1D Lightweight ShuffleNetV2 for Cardiovascular Disease Detection in a Point-of-Care System

Feng Jiang¹, Yang Wei Lim¹, Siti Anom Ahmad¹, Faisul Arif Ahmad¹, Luthffi Idzhar Ismail¹, Ahmed Faeq Hussein², and Fakhrul Zaman Rokhani¹

¹University Putra Malaysia, Malaysia

²Al-Nahrain University, Iraq

AI5-2 (150)

16:45-17:00

CLCO-S1: Efficient Softmax1 Architecture of Cross Level Collaborative optimization for Transformer

Yingqian Chen¹, Haoran Geng², Cheng Liu¹, and Li Du²

¹Shanghai University, China

²Nanjing University, China

AI5-3 (221)

17:00-17:15

A Memory-Efficient Framework for Deformable Transformer with Neural Architecture Search

Wendong Mao¹, Mingfan Zhao¹, Jianfeng Guan¹, Qiwei Dong², and Zhongfeng Wang¹

¹*Shenzhen Campus of Sun Yat-Sen University, China*

²*Nanjing University, China*

AI5-4 (253)

17:15-17:30

Uncertainty-Aware Performance Evaluation of Low-Noise Amplers via Generalized Polynomial Chaos Expansion-based Surrogate Model

Hoyeon Shin¹, Taeyeong Kim¹, Jiyong Chung¹, Moon-kyu Cho², Songnam Hong¹, and Ickhyung Song¹

¹*Hanyang University, Korea*

²*Korea National University of Transportation, Korea*

AI5-5 (338)

17:30-17:45

Memory-Efficient Differential Privacy Accelerator

Muhammad Hamis Haider¹, Nam-joon kim², Hao Zhang³, Janier Arias-Garcia⁴, Hyuk-Jae Lee², and Seok-Bum Ko¹

¹*University of Saskatoon, Canada*

²*Seoul National University, Korea*

³*Ocean University, China*

⁴*Universidade Federal de Minas Gerais, Brazil*

Special Sessions (MONDAY, OCTOBER 13)

SS1

Advanced RF Transceiver Circuits for Next-Generation Wireless Systems

Organizer: Heein Yoon (Ulsan National Institute of Science and Technology, Korea)

Chair: Heein Yoon (Ulsan National Institute of Science and Technology, Korea)

13:30~14:45, MONDAY_OCTOBER 13, 2025

CAPRI (2F)

SS1-1 (69)

13:30-13:45

A 5.74–8.02 GHz Area-Efficient and Low-Noise CMOS Cross-Coupled LC-VCO

Hyogyoun An, Hyeonjun Nam, Sungjin Kim, and Heein Yoon

Ulsan National Institute of Science and Technology, Korea

SS1-2 (108)

13:45-14:00

A Sub-Sampling Fast Lock Detector for Fractional-N PLL

Fanxun Cai, Ziyang Li, Zijie Wang, Yunqi Yang, Pengcheng Wang, Yilin Xu, Lianbo Wu, and Hui Zhang

Beihang University, China

SS1-3 (141)

14:00-14:15

A Ka-band Low-Noise Amplifier with Co-optimized Magnetic-Coupled Gm-Boosting and Parallel Inductor for 5G FR2 and 6G LEO SATCOM

Kyoungwoo Kim, Jungro Lee, Jinseok Park, and Seungchan Lee

Chonnam National University, Korea

SS1-4 (161)

14:15-14:30

IR-UWB Transceivers for Energy-Efficient Wireless Communication

Minyoung Song

Daegu Gyeongbuk Institute of Science & Technology, Korea

SS1-5 (169)

14:30-14:45

Hybrid LDO having Small-Output Ripple and Fast-Settling at 0.5V Supply Using Dynamic Gate-Voltage Generation and Fast-PD Decision

Seungwan Kim, and Younghyun Lim

Kyung Hee University, Korea

SS2

Circuits and Applications for Energy-Efficient Edge Systems

Organizers: Chung-An Shen (National Taiwan University of Science and Technology, Taiwan)

*Chair: Chung-An Shen (National Taiwan University of Science and Technology, Taiwan)
Shang-Jang Ruan (National Taiwan University of Science and Technology, Taiwan)*

13:30~14:45, MONDAY_OCTOBER 13, 2025

SICILY (1F)

SS2-1 (17)

Implementation and Analysis of Mandarin Lipreading on Edge Devices

13:30-13:45

Yu-Hsuan Tseng, Che-Min Tsai, Chong-Hao Xu, and Shang-Jang Ruan
National Taiwan University of Science and Technology, Taiwan

SS2-2 (42)

A Highly Efficient LMS Equalizer for IEEE 802.15.4a/z UWB Wireless Communication Systems

13:45-14:00

Yen-Hsun Tsai, Wenn-Yi Lin, and Chung-An Shen
National Taiwan University of Science and Technology, Taiwan

SS2-3 (121)

Accuracy-Enhanced Block Spiking Neural Networks with Convolutional Localized Inhibition

14:00-14:15

Chia-Hsuan Mi¹, Tsu-Ping Lin², Tsu-Chiao Chen¹, and Kun-Chih (Jimmy) Chen¹
¹*National Yang Ming Chiao Tung University, Taiwan*
²*National Sun Yat-sen University, Taiwan*

SS2-4 (137)

Codeword-Aware Data Mapping for Efficient JPEG Decoding on Skyrmion Racetrack Memory

14:15-14:30

Wan-Siang Wu, Yu-Ting Huang, Yu-Rou Shen, and Yu-Pei Liang
National Chung Cheng University, Taiwan

SS2-5 (245)

Design Navigation and Exploration of Complementary Ferroelectric FET (CFeFET) for Next-Generation CFET-based Nonvolatile SRAM and Logic-in-Memory Applications

14:30-14:45

Yung-Hsuan Huang, Chu-Hsiu Hsu, Yuan-Yu Huang, Pin Su, and Po-Tsang Huang
National Yang Ming Chiao Tung University, Taiwan

SS3

Display Driver and Touch Readout Circuits

Organizers: Hyun-Sik Kim (Korea Advanced Institute of Science and Technology, Korea)

Chair: Hyun-Sik Kim (Korea Advanced Institute of Science and Technology, Korea)

15:00~16:15, MONDAY_ OCTOBER 13, 2025

CAPRI (2F)

SS3-1 (64)

15:00-15:15

A 10b Source-Driver IC with All-Channel Automatic Offset Calibration and Slew-Rate-Enhanced Amplifier for 6285-PPI OLED-on-Silicon Displays

Junghwan Oh, Dong-Kun Lee, and Jong-Seok Kim
Hanyang University ERICA, South Korea

SS3-2 (68)

15:15-15:30

A Display Source-Driver IC Featuring Multistage-Cascaded 10-Bit DAC and True-DC-Interpolative Super-OTA Buffer

Seunghwa Shin, and Hyun-Sik Kim
Korea Advanced Institute of Science and Technology, Korea

SS3-3 (76)

15:30-15:45

An Area and Power Efficient 10-bit Column Driver IC for Mobile AMOLED Displays

Seung Hun Choi, Jaewoong Ahn, Seo Young Lee, and Hyung-Min Lee
Korea University, Korea

SS3-4 (110)

15:45-16:00

Design of Touch-Sensor Interface ICs for Next-Generation Displays

Taeho Lee, and Jun-Eun Park
Sungkyunkwan University, Korea

SS3-5 (155)

16:00-16:15

A Perspective on Self-Capacitive Readout Architectures for In-Cell Touch Panels

Jun Seong Kim, Dabin Yun, Sang Weun Kim, Wooseok Jang, Hamin Lee, and Seunghoon Ko
Kwangwoon University, Korea

SS4

Software-Hardware Co-Design for Neural Networks

Organizers: Sungju Ryu (Sogang University, Korea)

Chair: Sungju Ryu (Sogang University, Korea)

15:00~16:15, MONDAY_ OCTOBER 13, 2025

SICILY (1F)

SS4-1 (15)

Exploiting Timestep Similarity for Efficient Diffusion Transformer Acceleration

15:00-15:15

Youngjun Park, Sangyeon Kim, Yeonggeon Kim, Gisan Ji, and Sungju Ryu
Sogang University

SS4-2 (16)

Leveraging Gustavson's Algorithm for Efficient SNN Acceleration with Column-Parallel Tick-Batch

15:15-15:30

Donghun Lee, Sangwoo Hwang, and Jaeha Kung
Korea University, Korea

SS4-3 (28)

A Reinforcement Learning Processor for Mobile Robots

15:30-15:45

Juyoung Oh, and Dongsuk Jeon
Seoul National University, Korea

SS4-4 (133)

Memory-Aware Vector Mapping for Efficient Matrix Multiplication on RISC-V Vector Extension

15:45-16:00

Gyuhyun Jung¹, Jaehee Kim¹, Youngjoo Lee², and Seungsik Moon³
¹*Pohang University of Science and Technology, Korea*
²*Korea Advanced Institute of Science and Technology, Korea*
³*Chungbuk National University, Korea*

SS4-5 (249)

Efficient Token Pruning for Large Vision-Language Models in Multi-turn Scenarios

16:00-16:15

Changwoo Baek¹, Sohyun Kim¹, Jou Won Song², and Kyeongbo Kong¹
¹*Pusan National University, Korea*
²*LG Electronics, Korea*

SS5

Next-Generation Circuit Techniques: From Analog and Power to Digital Compute

Organizers: Junghyup Lee (Daegu Gyeongbuk Institute of Science and Technology, Korea)

Chair: Junghyup Lee (Daegu Gyeongbuk Institute of Science and Technology, Korea)

16:30~17:45, MONDAY_OCTOBER 13, 2025

SICILY (1F)

SS5-1 (24)

16:30-16:45

A 65nm 687.5-TOPS/W Drive Strength-based SRAM Compute-In-Memory Macro with Adaptive Dynamic Range for Edge AI applications

Dong-Gu Choi¹, Jaehyun Lee¹, Jahyun Koo¹, Dahoon Park², Woo-Kyoung Han², Jaeha Kung², Junghyup Lee¹, and Jong-Hyeok Yoon¹

¹Daegu Gyeongbuk Institute of Science and Technology, Korea

²Korea University, Korea

SS5-2 (30)

16:45-17:00

An Energy-Efficient Continuous-Time Noise-Shaping SAR Capacitance-to-Digital Converter

Gichan Yun¹, Sohmyung Ha², and Minkyu Je¹

¹Korea Advanced Institute of Science and Technology, Korea

²New York University Abu Dhabi, United Arab Emirates

SS5-3 (45)

17:00-17:15

A 90-260 VAC Isolated Offline Single-Stage Single-Transformer-Winding Multiple-Output (STWMO) RGBW LED Driver with <0.7% Current Variation and Dimmable Error-Based Control

Mun-Jung Cho¹, Changsik Shin², Seung-Ju Lee¹, Jong-Hun Kim¹, Yeon-Woo Jeong¹, Min-Sik Kim¹, Myeong-Ho Kim¹, Hyuntak Jeon³, and Se-Un Shin¹

¹Pohang University of Science and Technology, Korea

²Samsung Electronics, Korea

³Chungbuk National University, Korea

SS5-4 (50)

17:15-17:30

A 3.3-to-11V-Supply-Range 10μW/Ch Arbitrary-Waveform-Capable Neural Stimulator with Output-Self-Bias and Supply-Tracking Scheme in 0.18μm Standard CMOS

Jeongyoon Wie, and Junghyup Lee

Daegu Gyeongbuk Institute of Science and Technology

SS5-5 (127)

17:30-17:45

A Hybrid Step-Down DC-DC Converter for High Input-Voltage and High Voltage-Conversion-Ratio Applications

Seunghoon Lee¹, Seungjin Baek¹, Seongil Yeo¹, Woojin Jang², Sungbeom Kim³, and Kunhee Cho¹

¹*Sungkyunkwan University, Korea*

²*Silicon Mitus, Korea*

³*Samsung Electronics, Korea*

Special Sessions (TUESDAY, OCTOBER 14)

SS6

Neural Modeling, AI Techniques, and Nonlinear Circuits in Emerging Technologies

Organizers: Yoko Uwate (Tokushima University, Japan)

Chair: Yoko Uwate (Tokushima University, Japan)

9:00~10:30, TUESDAY_OCTOBER 14, 2025

CAPRI (2F)

SS6-1 (60)

9:00-9:15

FaceLiVT: Energy Efficient Face Recognition With Linear Vision Transformer For Limited Resource Device

Novendra Setyawan^{1,3}, Jun-Xian Gu¹, Chi-Chia Sun², Mao-Hsiu Hsu¹, Wen-Kai Kuo¹, Chung-An Shen⁴, and Jun-Wei Hsieh⁵

¹National Formosa University, Taiwan

²National Taipei University, Taiwan

³University of Muhammadiyah Malang, Indonesia

⁴National Taiwan University of Science, Taiwan

⁵National Yang Ming Chiao Tung University, Taiwan

SS6-2 (74)

9:15-9:30

Design of Dual-frequency Load-Independent Class-E Inverter

Yinchen Xie¹, Wenqi Zhu², Yutaro Komiyama¹, Ayano Komanaka¹, Akihiro Konishi³, Kien Nguyen¹, and Hiroo Sekiya¹

¹Chiba University, Japan

²Tokyo University of Science, Japan

³Sojo University, Japan

SS6-3 (81)

9:30-9:45

Mask 3D Parameter Prediction in EUV Lithography by Convolutional Neural Network

Atsushi Takahashi, Moe Sugiyama, Masayuki Shimoda, and Hiroyoshi Tanabe
Institute of Science Tokyo, Japan

SS6-4 (173)

9:45-10:00

Inter-spike interval analysis of a spiking neuron reduced to piecewise-constant dynamics

Yuta Morimitsu, and Tadashi Tsubone
Nagaoka University of Technology, Japan

SS6-5 (202)

Time-Evolving Bifurcation Phenomena in a Chaotic Circuit with a Memristor

10:00-10:15

Taishi Segawa, Yoko Uwate, and Yoshifumi Nishio
Tokushima University, Japan

SS6-6 (261)

An experiment of neural prosthesis based on an electronic circuit spiking neuron model

10:15-10:30

Shogo Shirafuji, and Hiroyuki Torikai
Hosei University, Japan

SS7

Wearable Circuits & Systems for Quality-of-Life: Innovations in GeronCAS

Organizers: Fakhru Zaman Rokhani (University Putra Malaysia, Malaysia)

Chair: Fakhru Zaman Rokhani (University Putra Malaysia, Malaysia)

9:00~10:30, TUESDAY_OCTOBER 14, 2025

SICILY (1F)

SS7-1 (132)

Dual-Channel Potentiostat for Electrochemical Measurements with Approximations

9:00-9:15

Kevin Reagen S.¹, Isa Anshori¹, Infall Syafalni^{1,2}, Nur Ahmadi¹, Fakhru Zaman Rokhani³,
Tutun Juhana¹, and Trio Adiono¹

¹*Institute of Technology Bandung, Indonesia*

²*The University of Tokyo, Japan*

³*University Putra Malaysia, Malaysia*

SS7-2 (209)

Development of a Knee Rehabilitation Device in Compliance with Medical Device Standard ISO 13485

9:15-9:30

Kiattisak Sengchuai¹, Watcharin Tayati², Dujdow Buranapanichkit¹, Apidet Booranawong¹,
and Nattha Jindapetch¹

¹*Prince of Songkla University, Thailand*

²*Trang Hospital, Thailand*

SS7-3 (219)

IoT-Based Elderly Health Management System

9:30-9:45

Mohd Nazim Mohtar, Siti Anom Ahmad, and Fakhrol Zaman Rokhani
Universiti Putra Malaysia, Malaysia

SS7-4 (229)

A 1D SqueezeNet-Based Edge Computing System for Arrhythmia Classification in the Elderly

9:45-10:00

Feng Jiang¹, Yang Wei Lim¹, Siti Anom Ahmad¹, Faisul Arif Ahmad¹, Luthffi Idzhar Ismail¹,
Ahmed Faeq Hussein², and Fakhrol Zaman Rokhani¹

¹*University Putra Malaysia, Malaysia*

²*Al-Nahrain University, Iraq*

SS7-5 (242)

Development of Drowsiness Detection in Elderly Drivers Using an AI Chip

10:00-10:15

Asavaron Limsuebchuea, Rakkrit Duangsoithong, and Nattha Jindapetch
Prince of Songkla University, Thailand

SS7-6 (277)

A Multichannel Photoplethysmography Pipeline with Signal Quality Assessment for Robust Respiratory Rate Estimation

10:15-10:30

Jeffrey Chow, Nur Ahmadi, Trio Adiono, and Fariska Zakhralativa Ruskanda
Bandung Institute of Technology, Indonesia

SS8

Energy-Efficient Hardware Architectures for Advanced Edge Computing Applications

Organizers: Yuan-Ho Chen (National Taiwan University of Science and Technology, Taiwan)

Chair: Shin-Chi Lai (National Formosa University, Taiwan)

13:30~14:45, TUESDAY_OCTOBER 14, 2025
SICILY (1F)

SS8-1 (21)

13:30-13:45

Efficient Hardware Architecture for SHA3 Hash Function Implementation in CRYSTALS-Kyber Encryption

Tz-Jen Lin¹, Chang-Jun Lin¹, Hsiu-Wei Chen¹, Shih-Hsu Huang¹, and Po-Yuan Chen²

¹Chung Yuan Christian University, Taiwan

²Industrial Technology Research Institute, Taiwan

SS8-2 (54)

13:45-14:00

Innovative Strategies for Siamese Network Optimization: Leveraging Multi-Level Mask Guidance in Visual Object Tracking

Bo-han Chen, Min-yu Chai, and Chai-chi Tsai

National Cheng Kung University, Taiwan

SS8-3 (299)

14:00-14:15

A Visualization-Assisted Insect Classification Human-Machine Interface System Based on Spatial Pyramid Pooling CNN

Song-Min Ke, Chang-Yu Wu, Chang-Yi Chu, Hoh-Siang Liao, Ying-Hsiu Hung, and Shin-Chi Lai

National Formosa University, Taiwan

SS8-4 (304)

14:15-14:30

A High Energy and Area Efficiency DCIM with Dual-Layer 2-Transistor Approximate Compressor

Ching-Yu Chen, Wei-Chih Ho, and I-Chyn Wey

Chang Gung University, Taiwan

SS8-5 (336)

14:30-14:45

A simple control strategy for achieving Steady-state Current Balance in a Three-arm Series Capacitor Step-down DC-DC Converter

Chen-Tung Hsiao^{1,2}, Chung-Yi Li¹, Chin Hsia¹, Teo Tee Hui², and Chia-Chen Shen¹

¹Chang Gung University, Taiwan

²Singapore University of Technology and Design, Singapore

SS9

Recent Advances and Design Trends in Power Management ICs

Organizers: Sung-Wan Hong (Sogang University, Korea)

Chair: Sung-Wan Hong (Sogang University, Korea)

15:00~16:15, TUESDAY_OCTOBER 14, 2025
SICILY (1F)

SS9-1 (39)

Triple-source Ground-symmetric Pile-up Resonant Energy Harvester

15:00-15:15

Joo-Mi Cho, and Sung-Wan Hong
Sogang University, Korea

SS9-2 (77)

High-Efficiency Switching Battery Charger for Compact Electronics

15:15-15:30

Yunho Lee, Hyunjun Park, Minsu Kim, Changwook Ahn, Jihwan Choi, and Hyung-Min Lee
Korea University, Korea

SS9-3 (124)

A Galvanically Isolated High Speed Switching Gate Driver for Low-to-Medium Voltage Wide-bandgap Semiconductor

15:30-15:45

Sangin Choi¹, Hyunuk Jeong², Seunghoon Lee¹, Jaemin Kim³, Chanjung Park¹, Wookang Jin⁴, Jaewoon Kim⁵, Jinhwan Kim⁵, and Kunhee Cho¹
¹Sungkyunkwan University, Korea
²Kyungpook National University, Korea
³NXP Semiconductor, Korea
⁴ON Semiconductor, USA
⁵Samsung Electronics, Korea

SS9-4 (146)

Towards a Compact and Power-efficient Pulse-Based Li-ion Battery Charging System with Load Supply Using a Photovoltaic Source

15:45-16:00

Minsoo Song, and Byunghun Lee
Hanyang University, Korea

SS9-5 (265)

Lightweight Power-Management Countermeasures Against Side-Channel Attacks

16:00-16:15

Yeseul Song, Ayeon Gwon, and Junwon Jeong
Sookmyung Women's University, Korea

Poster Session 1 (MONDAY, OCTOBER 13)

Poster Session

Chair: Youngmin Kim (Hongik University, Korea)

Standing Time 14:45~15:00 & 16:15~16:30, MONDAY, OCTOBER 13, 2025

Exhibition Time 9:30~17:45, MONDAY, OCTOBER 13, 2025

SYDNEY1+2(2F)

Analog and Mixed Signal Circuits and Systems

PS-1 (13)

0.3V Specification-oriented Inverter-based OTAs with NAND-and-NOR CMFB using Different Standard Cells' Strength

Ngo-Doanh Nguyen^{1,2}, Duy-Hieu Bui², Xuan-Tu Tran², and Orazio Aiello¹

¹*University of Genoa, Italy*

²*Vietnam National University, Vietnam*

PS-2 (34)

A 14-Bit Two Steps 50MS/s SAR-ADC based on Time-Domain Quantization Utilizing High Linearity VTC Method

Bo Song, Yiyao Xiang, and Mingsheng Xu

Zhejiang University, China

PS-3 (43)

A Sturdy MASH Third-Order Noise-Shaping SAR ADC with Reuse of the SAR ADC

Jang-hyeon Cho, and Sang-Gyu Park

Hanyang University, Korea

PS-4 (84)

Sparsity and Autocorrelation Peak Difference Based Joint Noise Level and Blur Extent Estimation

Yu-Chieh Yu, Kuan-Lin Chen, and Jian-Jiun Ding

National Taiwan University, Taiwan

PS-5 (114)

Performance Evaluation and Optimization of the Sampling Process of an Neuropredictive SAR ADC

Alexander Spielberger¹, Lucas Spitzkopf¹, Albert-Marcel Schrotz¹, Christof Pfannenmuller², Robert Weigel¹, and Norman Franchi¹

¹*Universitat Erlangen-Nurnberg, Germany*

²*Otto von Guericke University Magdeburg, Germany*

PS-6 (130)

Analog Blocks for 8-bit SAR ADC: Rail-to-Rail Comparator and Two-Stage Operational Amplifier Designed with Open-Source Tools and Sky130 PDK

Uriel Jaramillo-Toral¹, Susana Ortega-Cisneros¹, Emilio Isaac Baungarten-Leon^{1,2}, Erick Jaramillo-Toral³, and Hector Emmanuel Munoz Zapata¹

¹*Centro de Investigacion y de Estudios Avanzados del Instituto Politecnico Nacional, Mexico*

²*Universidad Autonoma de Guadalajara, Mexico*

³*Instituto Tecnológico de Aguascalientes, Mexico*

PS-7 (192)

Design Considerations for a Third Order Passive Loop Filter in a PLL

Asif Rahman, and Chithra

Indian Institute of Technology Kanpur, India

PS-8 (214)

A Derivative-Sign Discrimination Based Calibration Scheme for Timing Skew in Dual-channel TIADCs

Xin Li, Mengdi Miao, Ying Pan, Yu Liu, Chenghu Dai, Yongliang Zhou, Xiulong Wu, and Zhiting Lin
Anhui University, China

PS-9 (226)

Design of Low-Spur Sub-Sampling PLL Employing a Passive Gain-Boosting Isolated SSPD

Yanlong Cai, Wenhui Liao, Yao Jiang, Ke Chen, Bi Wu, and Chenggang Yan
Nanjing University of Aeronautics and Astronautics, China

PS-10 (238)

A Study on the Very Small Phase Difference Measurement Circuit Suitable for Integration of Multi-Point Phase Difference Measurement System

Maa Shimogawa, Takuro Noguchi, Akio Shimizu, and Yohei Ishikawa
National Institute of Technology, Ariake College, Japan

PS-11 (247)

A Low-Voltage DTMOS-Based Grounded Synthetic Inductor Using MOS-C Technique

Ruchita Gupta, Bhawna Aggarwal, and Maneesha Gupta
Netaji Subhas University of Technology, India

PS-12 (270)

A Low-power Open-Loop Spread-Spectrum Clock Generator Design for Ref-Clk Applications

Yuxiao Zhang¹, Ziwang Cao¹, Yejuan Zeng², Xu Meng¹, and Yongsheng Yin¹
¹*Hefei University of Technology, China*
²*Anhui University, China*

PS-13 (271)

A Low-Power PLL with Supply Noise Insensitive VCO in 65nm CMOS

Thanh Tran-Dinh¹, Minh Nguyen-Quang², Hung Le-Quang², Du Doan-Khanh², Huy Do-Quang², Sang-Gug Lee¹, and Loan Pham-Nguyen²
¹*Korea Advanced Institute of Science and Technology, Korea*
²*Hanoi University of Science and Technology, Vietnam*

PS-14 (274)

A Capacitor-less LDO with enhanced Wide Band Power Supply Rejection for Voltage-Controlled Oscillator

Chengcheng Zhou, Jiawen Yang, Rui Li, Yongsheng Yin, and Xu Meng
Hefei University of Technology, China

PS-15 (288)

A Low-Power Bidirectional Clamping Circuit Using Current-Starved Inverter and Current Mirror

Narala Venkateswarlu, and Gajendranath Chowdary
Indian Institute of Technology, India

Artificial Intelligence Circuits, Systems, and Applications

PS-16 (3)

A Wide Bandwidth TIA with Low Power Consumption for PNN Prototyping

L S S Pavan Kumar Chodiseti, Jen-Yu Li, Pradyumna Vellanki, Yung-Jr Hung, and Chua-Chin Wang
National Sun Yat-sen University, Taiwan

PS-17 (25)

RoPE on the Fast Track: Latency-Optimized LLM Inference on GPUs with Low-Rank QKV factorization and Rotary Positional Embedding

Gilhyeon Lee, Jihoon Jang, Kyungmin Goh, and Hyun Kim
Seoul National University of Science and Technology, Korea

PS-18 (27)

Efficient MXINT4 Inference via Hardware Based Dynamic Sparsity Detection and Skip Activation

Youngchan Kim, and Hyun Kim
Seoul National University of Science and Technology, Korea

PS-19 (35)

Neural-Network-Based Forward-Backward Equalizer for PAM4 Wireline Communication

Hanseok Kim^{1,2}, Yoona Lee¹, Jae Hyung Ju³, Sihyun Lee¹, Kahyun Kim¹, and Woo-Seok Choi¹
¹*Seoul National University, Korea*
²*Samsung Electronics, Korea*
³*Georgia Institute of Technology, USA*

PS-20 (40)

A NOR8T SRAM Digital Compute-in-memory Macro for Sparse and Scalable edge-AI Processing

Pratham Sharma¹, Mukul Lokhande¹, Akash Sankhe¹, Kwok Tai Chui², Brij Bhooshan Gupta³, and Santosh Kumar Vishvakarma¹
¹*Indian Institute of Technology Indore, India*
²*Hong Kong Metropolitan University, Hong Kong*
³*Asia University, Taiwan*

PS-21 (47)

An Energy-Efficient Vision Language Model Inference with Importance-aware Token Pruning

Zhamaliddin Kalzhan, Songyeon Hong, and Hoi-Jun Yoo
Korea Advanced Institute of Science and Technology, Korea

PS-22 (78)

A new narrowband active noise control system with improved applicability

N. Hara¹, Y. Xiao¹, T. Shirakawa¹, Y. Ma², L. Ma³, and K. Khorasani³
¹*Prefectural University of Hiroshima, Japan*
²*Jiangnan University, China*
³*Concordia University, Canada*

PS-23 (144)

ReNoC-ML: Reliability-Aware Network-on-Chip Performance Modeling using Machine Learning

Zhuofan Lin¹, Yang Wei Lim¹, Yongfu Li², and Fakhru Zaman Rokhani¹

¹University Putra Malaysia, Malaysia

²Shanghai Jiao Tong University, China

PS-24 (170)

Memory and Energy Savings in the FPGA Implementation of Keyword Spotting with Stream Processing

Yuto Tada¹, Masanori Hashimoto², Makoto Miyamura³, Xu Bai³, Toshitsugu Sakamoto³, and Hiroyuki Ochi¹

¹Ritsumeikan University, Japan

²Kyoto University, Japan

³NanoBridge Semiconductor, Inc., Japan

PS-25 (184)

Pose-Based Video Sign Language Recognition on Edge Devices using Deep Neural Networks

Erik Tang

La Jolla Country Day School, USA

PS-26 (191)

RecFlash: Fast Recommendation Inference on NAND Flash-Based In-Storage Computing with Embedding-Optimized Data Mapping

Jangho Baik¹, Gisan Ji¹, Wonbo Shim², and Sungju Ryu¹

¹Sogang University, Korea

²Seoul National University of Science and Technology, Korea

PS-27 (225)

Lightweight Distil-Whisper and Hardware-efficient FPGA Acceleration for Edge ASR

Yijing Yang, Xuenan Wang, Bi Wu, Chenggang Yan, and Ke Chen

Nanjing University of Aeronautics and Astronautics, China

PS-28 (232)

Cuffless Blood Pressure Estimation Using Wearable Devices Based on Attention Mechanisms and Synthetic Data from Generative Models

Che-An Chen¹, Chuan-En Chou¹, Pei-Yun Tsai², and Tzung-Dau Wang³

¹National Central University, Taiwan

²National Taiwan University, Taiwan

³National Taiwan University Hospital, Taiwan

PS-29 (256)

Improvement of A2C Training Efficiency with FSM-based Meta-Optimizer on CPU-FPGA Platform

Chavakorn SOMJAIKUK, and Yukio MITSUYAMA

Kochi University of Technology, Japan

PS-30 (287)

FOSCU: Feasibility of Synthetic MRI Generation via Duo-Diffusion Models for Enhancement of 3D U-Nets in Hepatic Segmentation

Youngung Han¹, Kyeonghun Kim², Seoyoung Ju³, Yeonju Jean⁴, Minkyung Cha¹, Seohyoung Park⁴, Hyeonseok Jung⁵, Nam-Joon Kim¹, Woo Kyoung Jeong⁶, Ken Ying-Kai Liao⁷, and Hyuk-Jae Lee¹

¹*Seoul National University, Korea*

²*OUTTA, Korea*

³*Sangmyung University, Korea*

⁴*Ewha Womans University, Korea*

⁵*Chung-Ang University, Korea*

⁶*Sungkyunkwan University School of Medicine, Korea*

⁷*NVIDIA, USA*

PS-31 (289)

System-on-Chip Implementation of Deep Learning RF Fingerprinting for Device Authentication

Duc Dung Vu¹, Vu Hoang Thang Chau¹, Ivan Schipper¹, Mateo Favel², Muhammad Asad Imran Rafique¹, Bo Li¹, and Ediz Cetin¹

¹*Macquarie University, Australia*

²*Polytech Paris-Saclay University, France*

PS-32 (306)

Progressive NAS for Efficient Structural Pruning of Pretrained Language Models

Amrita Rana, and Kyung Ki Kim

Daegu University, Korea

Sensory Circuits and Systems

PS-33 (136)

Battery-Less and Sensor-Less LoRa Node for Water Turbidity Monitoring

Arvin Raj Ramesh¹, Samsuzana Abd Aziz¹, Norulhuda Mohamed Ramli¹, Khairudin Nurulhuda¹, Roberto La Rosa², Orazio Aiello³, and Fakhrol Zaman Rokhani¹

¹*University Putra Malaysia, Malaysia*

²*STMicroelectronics, Italy*

³*University of Genoa, Italy*

Poster Sessions 2 (TUESDAY, OCTOBER 14)

Poster Session

Chair: Youngmin Kim (Hongik University, Korea)

Standing Time 14:45~15:00 & 16:15~16:30, TUESDAY, OCTOBER 14, 2025

Exhibition Time 9:30~17:45, TUESDAY, OCTOBER 14, 2025

SYDNEY1+2(2F)

Beyond CMOS: Nanoelectronics and Hybrid Systems Integration

PS-34 (260)

2D Material Characterisation Using In-Memory Predictive Analytics

Kishan Kartha, Aleena Kabeer, and Alex James

PS-35 (285)

Novel 4T-2C Ferroelectric Non-Volatile Memory Cell Featuring Non-Destructive Read

*Nihal Raut, Harshitha Gangu, Vatika Jhanjee, Abhishek Kadam, and Veeresh Deshpande
Indian Institute of Technology Bombay, India*

Biomedical Circuits and Systems

PS-36 (102)

An Ultra-High-Frequency Neural Stimulator Design Compatible for both 3.3-V and 30-V Output

*Ziyue Wu, and Xu Liu
Beijing University of Technology, China*

PS-37 (107)

Flow-based Compact Droplet Routing Algorithm for MEDA-Based DMFB

*Emuun Purevdagva, Masayuki Shimoda, Satoshi Tayu, and Atsushi Takahashi
Institute of Science Tokyo, Japan*

PS-38 (284)

A Comparative Study of Adaptive Channel Selection for Resource-Constrained On-Chip Seizure Detection

Shanmugam S, Ankur Gupta, and Laxmeesha Somappa
Indian Institute of Technology Bombay, India

PS-39 (295)

Poincaré Embeddings for Brain Age Estimation and Hierarchical Biomarker Discovery

Seung Woo Heo, Nam Jun Kim, and Hyuk Jae Lee
Seoul National University, Korea

Digital Integrated Circuits and Systems

PS-40 (10)

FCP-LLM: Functional Coverpoint Plan Generation Using LLM in Early Design Verification Stage

Zhuofan Lin^{1,2}, Zixian Guo^{1,2}, Chao Wang¹, Ruixin Zheng¹, Yuxin Ji¹, Yang Wei Lim², Yuhang Zhang¹, Fakhrol Zaman Rokhani², and Yongfu Li¹
¹*Shanghai Jiao Tong University, China*
²*University Putra Malaysia, Malaysia*

PS-41 (53)

Alt-FF: A Logic-Level Design of Flip-Flop Control for Side-Channel Protection

Manami Nishimura¹, Tomoaki Ukezono², and Toshinori Sato¹
¹*Fukuoka University, Japan*
²*Kindai University, Japan*

PS-42 (63)

Highly-Efficient Unified Polynomial Arithmetic Module Architecture for Falcon PQC Scheme

Quang Dang Truong¹, Tuy Tan Nguyen², and Hanho Lee¹
¹*Inha University, Korea*
²*Florida State University, USA*

PS-43 (92)

High-Speed Matrix-Thread Co-Optimized NTT Design for ML-KEM

Gong Chen¹, Jiansheng Chen¹, Tianyang Yu¹, Zhirui Zhang¹, Bei Wang¹, Fangyu Zheng², and Yijun Cui¹
¹*Nanjing University of Aeronautics and Astronautics, China*
²*University of Chinese Academy of Sciences, China*

PS-44 (100)

An IREE Compiler-Based SoC Design for Efficient On-Device AI Inference Acceleration

Suhwan Park¹, Sangcheol Park¹, Jin-Ku Kang¹, and Yongwoo Kim²

¹*Inha University, Korea*

²*Korea National University of Education, Korea*

PS-45 (101)

Efficient FPGA Implementation of Compressor Trees Based on Generalized Paralell Counter Chains

Mugi Noda, and Nagisa Ishiura

Kwansei Gakuin University, Japan

PS-46 (111)

A 28nm Floating-Point SRAM-based CIM Macro With Shifting-in-memory Exponent Normalization and Mantissa Alignment

Zhiting Lin, Yang Yang, Miao Long, Hao Li, Rongtao Li, Wenqiang Zhang, Xin Wang, Qiang Zhao, Xiulong Wu, and Yu Liu

Anhui University, China

PS-47 (175)

RNS Base Conversion Using Optimized Multiword Multipliers for Approximate Modulus Switching

Muhammad Ogin Hasanuddin, and Hanho Lee

Inha University, Korea

PS-48 (181)

Comparison of Barrett Modular Reduction with Various Multipliers in the Context of BFV/BGV Homomorphic Encryption

Muhammad Daffa Rasyid, Ardianto Satriawan, and Hanho Lee

Inha University, Korea

PS-49 (196)

FPGA-Based Real-Time ISP Accelerator Using Low-Cost Line Buffers and Non-Linear Functions

Seungwoo Hong¹, Jung Gyu Min¹, Jin Hyun¹, Jaehee Kim¹, Dongyun Kam¹, Eunji Yoo¹, Pilsu Kim², Jaehyung Yoo², Hyong-Euk Lee², and Youngjoo Lee³

¹*Pohang University of Science and Technology, Korea*

²*Samsung Advanced Institute of Technology, Korea*

³*Korea Advanced Institute of Science and Technology, Korea*

PS-50 (212)

A Simulation-based Study on Impact of DVS for Side-channel Attacks

Ryoma Katsube¹, Shinichi Nishizawa², Toshinori Sato¹, and Tomoaki Ukezono³

¹*Fukuoka University, Japan*

²*Hiroshima University, Japan*

³*Kindai University, Japan*

PS-51 (227)

Experimental Analysis of Quantum Annealing for Satisfiability Problems

Remma Ukaku¹, Tomohisa Kawakami², and Hiroyuki Tomiyama¹

¹*Ritsumeikan University, Japan*

²*Duke University, USA*

PS-52 (240)

On the Hardware Efficiency of Short-Length Polarization-Adjusted Convolutional Polar Decoders

Junehyuk Oh¹, Soonhyun Kwon¹, Dongyun Kam¹, and Youngjoo Lee²

¹*Pohang University of Science and Technology, Korea*

²*Korea Advanced Institute of Science and Technology, Korea*

PS-53 (255)

Dual-Clock Optimization for Multi-Core Base Conversion in Fully Homomorphic CKKS Scheme

Rafael Aditya Cahyo W.¹, Handy Jonarta¹, Muhammad Ogün Hasanuddin¹, Infall Syafalni^{1,2}, Nana Sutisna¹, and Trio Adiono¹

PS-54 (269)

CIPHERX: A Unified High-Efficiency AES Encryption and CMAC Authentication Accelerator for Edge Applications

Sreyas Janamanchi, Pradyumna G, Chinmay Krishna R, and Madhav Rao

International Institute of Information Technology Bangalore, India

PS-55 (305)

Performance Evaluation of Adaptive Stochastic Computing Based Image Processing Approaches

Keerthana Pamidimukkala¹, Kyung Ki Kim², Yong-Bin Kim³, and Minsu Choi¹

¹*Missouri University of Science and Technology, USA*

²*Daegu University, Korea*

³*Northeastern University, USA*

PS-56 (307)

Sparsity-Gated FP16 MAC Pipeline for Energy-Efficient eDRAM-Based Neural Inference

Akshay Kumar Sharma, and Kyung Ki Kim
Daegu University, Korea

Neural and Nonlinear Circuits and Systems

PS-57 (51)

Rigorous Verification of implicit Poincare Map Generated by a Sinusoidally forced Continuous Piecewise Linear Circuit

Hideaki Okazaki, and Naohiko Inaba
Shonan Institute of Technology, Japan

PS-58 (272)

N-coupled CMOS Differential Relaxation Oscillators for Deep Oscillatory Neural Networks

Kunjetti Dharanidhar Gupta, Srinivasa Chakravarthy, and Sankaran Aniruddhan
Indian Institute of Technology Madras, India

Power and Energy Circuits and Systems

PS-59 (20)

Nanomechanical Self-Timed Power Management Circuit for Low-Power IoT Devices

Guangwei Liao, Roshan Weerasekera, and Dinesh Pamunuwa
University of Bristol, United Kingdom

PS-60 (233)

A Fully-Integrated LDO with High PSR and Fast Transient Response Using Adaptive Feed-Forward Ripple Cancellation Technique

Pengcheng Wang¹, Renjie Fu¹, Yunqi Yang¹, Yilin Xu¹, Fanxun Cai¹, Wenjie Deng¹, Shixuan Wang¹, Wu Wen², Chong Duan², and Hui Zhang¹
¹*Beihang University, China*
²*Beijing Microelectronics Technology institute, China*

PS-61 (268)

Comparison of Switched-Capacitor and low-Q Resonant Switched-Capacitor with High-Density Capacitor in 3-D Packaging

Du Zhou, and Guigang Cai

Hong Kong University of Science and Technology, China

PS-62 (298)

A Single-Mode Three-Phase Dual-Path Hybrid Buck-Boost Converter with Extended VCR Range and Always-Reduced Conduction Loss

Xinman Li^{1,2}, Xiongjie Zhang^{1,2}, Yang Jiang¹, Yan Lu³, Rui P. Martins¹, and Pui-In Mak¹

¹*University of Macau, China*

²*UM Hetao IC Research Institute, China*

³*Tsinghua University, China*

RF/Communications Circuits and Systems

PS-63 (12)

An L-Band Dual-Low-Noise-Amplifier Bank IC in 65-nm SOI CMOS With <0.8-dB NF and >20-dB Gain for Advanced GNSS Receiver Front Ends

Li Dai^{1,2}, Jin Li^{1,2,3}, Bo Chen^{1,2}, Linqian Zhao^{1,2}, and Tao Yuan^{1,2,3}

¹*Shenzhen University, China*

²*Guangdong-Hong Kong Joint Laboratory for Big Data Imaging and Communication, China*

³*State Key Laboratory of Millimeter Waves, China*

PS-64 (36)

A 16 Gb/s 48.9 fJ/b PVT-Tolerant Standard-Cell-Based Receiver for AC-Coupled Chiplet Interconnects

Yuki Mitarai, Mototsugu Hamada, and Atsutake Kosuge

The University of Tokyo, Japan

PS-65 (194)

A 15–20 GHz CMOS Variable-Gain Phase Shifter for UAV Detection Radar Systems

Haram Park, Mingyu Lee, Eunhae Jo, Hyeonwon Song, Seungchan Lee, and Jinseok Park
Chonnam National University, Korea

PS-66 (275)

Design Automation and Optimization of Frequency Dividers

Poornishwar M, Inban S, S. Ramprasath, and Sankaran Aniruddhan

Indian Institute of Technology Madras, India

Live Demo (MONDAY, OCTOBER 13)

Live Demonstration

Chair: *Jusung Kim (Ewha Womans University, Korea)*

Standing Time 09:30~17:30, MONDAY, OCTOBER 13, 2025

Exhibition Time 16:30~17:30, TUESDAY, OCTOBER 13, 2025

SICILY (2F)

LD-1

Live Demonstration: FPGA-Based Real-Time ISP Accelerator Using Low-Cost Line Buffers and Non-Linear Functions

Seungwoo Hong¹, Jung Gyu Min¹, Jin Hyun¹, Jaehee Kim¹, Dongyun Kam¹, Eunji Yoo¹, Pilsu Kim², Jaehyung Yoo², Hyong-Euk Lee², and Youngjoo Lee³

¹*Pohang University of Science and Technology, Korea*

²*Samsung Advanced Institute of Technology, Korea*

³*Korea Advanced Institute of Science and Technology, Korea*

LD-2

Live demonstration: Quickly developed chips with the Agile-Chip Platform

Hideharu Amano, Atsutake Kosuge, Mizuho Nitami, Hirofumi Sumi, Naonobu Shimamoto, Yukinori Ochiai, Yurie Inoue, Tohru Mogami, Yoshio Mita, and Makoto Ikeda

The university of Tokyo, Japan

LD-3

Live Demonstration: ML-KEM PQC Hardware Accelerator for Secure Video Encryption

Yunseong Jang, Seulbee Yang, and Hanho Lee

Inha University, Korea

LD-4

SnuggleSmart: A Wearable Infant Temperature Monitoring System for Real-time Temperature Management and Alerting

Xuya Jiang, Huajie Huang, Changyan Chen, Qing Zhang, Yuhang Zhang, Rui Pan, and Yongfu Li

Shanghai Jiao Tong University, China

LD-5

Live Demonstration: Machine Learning based Dual Direction Prediction Framework for Charge Pump Parameter Optimization

Ashutosh Singh, and Anuj Grover

ECE - IIIT Delhi, India

PrimeAsia (TUESDAY, OCTOBER 14)

PA

PrimeAsia

Chair: Jinwook Burm (Sogang University, Korea)

16:30~17:45, TUESDAY_OCTOBER 14, 2025
SICILY (2F)

PA-1

16:30-16:45

Dynamic Performance Enhancement of a Current-Steering DAC Using Tree-Structured Routing and Power Mesh-Based SI/PI Optimization

Min-Jae Seo, In-Ho Jang, and Hyeon-Woo Kim
University of Seoul, Korea

PA-2

16:45-17:00

ML-Pump: A Machine Learning based Bidirectional Prediction Framework for Charge Pump Design Optimization

Ashutosh Singh¹, Anuj Grover¹, and Abhishek Jain²
¹ECE - IIIT Delhi, India ²STMicroelectronics, India

PA-3

17:00-17:15

Development of GNSS Testbed with C/N₀ Simulation Capability

Yongtaek Hwang¹, Jiwoo Hwang², and Hoyoung Yoo¹
¹Chungnam National University, Korea
²Korea Aerospace Research Institute, Korea

PA-4

17:15-17:30

Intelligent Multi Energy Harvesting with GaN device for Smart Home Application

Jongwan Jo¹, Ju Won Oh¹, YoungGun Pu², and Kang-Yoon Lee¹
¹Sungkyunkwan University, Korea ²Skaichips, Korea

PA-5

17:30-17:45

Energy-Efficient Surveillance via Event-Driven ROI Detection with DVS-CIS Fusion

Mincheol Cha^{1,2}, Keehyuk Lee¹, Soosung Kim³, Hyunsurk Ryu^{1,3}, Xuan Truong Nguyen¹, and Hyuk-Jae Lee¹
¹Seoul National University, Korea
²HyperAccel Co.,Ltd., Korea
³Neuro Reality Vision Corp., Korea

Discussion (WEDNESDAY, OCTOBER 15)

10:00~17:00 WEDNESDAY, OCTOBER 15, 2025

Special Programs

Welcome Reception

Welcome Reception at Paradise Hotel Busan will be provided to **all the on-site registrants** after the Tutorial sessions **on Oct. 12**, respectively.

Date	Sunday, Oct. 12, 2025
Time	18:00-20:00
Venue	SICILY ROOM (1F)

- The venue for the welcome reception is “**SICILY ROOM**”, main conference venue.
- Please make sure that you have to show the **Welcome reception coupon in your name badge**. Conference attendee will get a banquet coupon together with the conference admission badge. Please be noted that you have to keep the coupon well and show it to the staff when having Banquet.
- All the conference registration includes an admission ticket for Reception.

Banquet

• **Banquet** at Paradise Hotel Busan will be provided to **all the on-site registrants** after the afternoon sessions **on Oct. 13**, respectively.

Date	Monday, Oct. 13, 2025
Time	18:00-20:00
Venue	Grand Ballroom (2F)

- The venue for the banquet is “**Grand Ballroom**”, main conference venue.
- Please make sure that you have to show the **Banquet coupon in your name badge**. Conference attendee will get a banquet coupon together with the conference admission badge. Please be noted that you have to keep the coupon well and show it to the staff when having Banquet.
- All the conference registration includes an admission ticket for banquet.


Farewell Reception

- **Farewell Reception** at Haeundae Byeolbam will be provided to **all the on-site registrants** after the afternoon sessions **on Oct. 14**, respectively.

Date	Tuesday, Oct. 14, 2025
Time	18:20-20:30
Venue	Haeundae Byeolbam (2F)

- The venue for the banquet is “**Haeundae Byeolbam (2F)**”, main conference venue.
- Please make sure that you have to show the **Farewell Reception coupon in your name badge**. Conference attendee will get a banquet coupon together with the conference admission badge. Please be noted that you have to keep the coupon well and show it to the staff when having Banquet.
- All the conference registration includes an admission ticket for Reception.
- This year, Additional Farewell Reception tickets are not available on site.

MAP : Haeundae Byeolbam



Gift Drawing

• Gift Drawing for conference attendants will be held during the Closing Ceremony.

Date	Tuesday, Oct. 14, 2025
Time	18:20-20:30 [Farewell Reception]
Venue	Haeundae Byeolbam (2F)

(Sample Image)



Samsung Galaxybook4



Apple Airpod Max Pro



LG Gram +View



Viewsonic Mini Beam projector


Gift for Session Participants

- A sticker for each attendee will be provided by our session staff at the end of each session including Tutorials, Short Tutorials, and Company Exhibition.
- We present **Special gift** based on the number of stickers. Please do not miss this chance.
- You can receive the **gift at the registration desk**.

Date	Programs	Slot Completion Condition	Gift Claim Condition
Oct. 12 (Sun.)	- Tutorials	More than 2 Stickers for each slot	Complete more than 3 slots .
Oct. 13 (Mon.)	- Keynotes Speeches		
	- Afternoon Session-1		
	- Afternoon Session-2		
Oct. 14 (Tue.)	- Afternoon Session-3		
	- Morning Session		
	- Keynotes Speeches		
	- Afternoon Session-1		
	- Afternoon Session-2		
	- Afternoon Session-3		

* All stickers must have different colors/shapes.

* Gifts are offered on a first-come, first-served basis, so it can be sold out early.



CONFERENCE INFORMATION

Lunch

- **Lunch** at Paradise Hotel Busan will be provided to **on-site registrants** after the morning sessions **on Oct. 13 and Oct. 14**, respectively.

Date	Monday, Oct. 13, 2025	Tuesday, Oct. 14, 2025
Time	12:20-13:30	
Venue	Grand Ballroom (2F)	Lunch Voucher Redemption: Registration Desk

- PLunch vouchers can be redeemed at the registration desk, and participants will receive meal support to enjoy authentic local cuisine at nearby restaurants in Busan.
- Please make sure to show the lunch coupon included in your name badge.
- Conference attendees will receive the lunch coupon together with the admission badge.
- Please keep the coupon safe and present it to the staff when redeeming.
- Lunch locations may be subject to change. Please refer to the on-site guide for updates.

Coffee Break

- **Coffee and Cookies** will be served at the following hours.

Date	Monday, Oct. 13, 2025		Tuesday, Oct. 14, 2025	
Time	11:20-11:30	14:45-15:00	10:30-10:40	14:45-15:00
Venue	Grand Ballroom Lobby (2F)			

Download APCCAS 2025 Proceedings

- Download from APCCAS 2025 Website.
 - 1) Login to APCCAS 2025 Website (apccas2025.org)
 - 2) Go to “Program” on APCCAS2025 Website, then go to “Proceeding” to download the proceeding ART Download” (**zip file)
- If you want to download the file to your USB or external drive, please ask our staffs at the registration desk.
- Please use your PC/MAC/Laptops for full access. (Not Accessible through smartphones)

Emergency Calls

Secretary Chair	Prof. Hyun Kim (Mobile: 010-9600-5427) Prof. Joo-Hyung Chae (Mobile: 010-7203-1216)
Police Services	112
Fire, Rescue & Hospital Services	119
Non-urgent Medical	129
Coast Guard	1339
Disaster Safety Confirmation	1330
Report Child Abuse	112

Venue




PARADISE


HOTEL BUSAN

- 296, Haeundaehaebyeon-ro (Jung-dong), Haeundae-gu, Busan, Korea
- Website: <https://www.busanparadisehotel.co.kr/front>
- Tel: + 82 51-742-2121
- Fax: + 82 51-742-2100

Main Bldg. 2F



Main Bldg. 1F





IEEE



AISF

AI Semiconductor Forum



**KOREA
TOURISM
ORGANIZATION**




BUSAN
TOURISM ORGANIZATION



인공지능·반도체 융합연구센터

Artificial Intelligence (AI) Hardware Center




자동차향 시스템반도체 융합인력 육성센터

Automotive System IC
Fusion Human Resource
Research Center



대구대학교
DAEGU UNIVERSITY

UNIST



BICDL

Bien's Integrated Circuit Design Lab



서울대학교

SEOUL NATIONAL UNIVERSITY



INHA UNIVERSITY

인공지능 시스템반도체 연구센터



AI 반도체 프로세싱 SW 연구센터
AI Semiconductor Processing SW
Research Center

대규모데이터센터용 인공지능시스템반도체 연구센터



연구센터 소개

연구명

초거대 AI를 위한 대규모데이터센터용 인공지능
시스템반도체 인력 양성 및 핵심기술 개발

연구내용

- 대규모 네트워크 경량화 및 최적화 설계
- 데이터처리용 전력변환회로 및 인터페이스 설계
- 최적 구조 메모리 어레이 개발
- 저전력 고효율 시냅스 소자 및 구동회로 개발

참여인력

참여 연구자 총 100명
· 대학교수 11명 / 산속교수 1명
· 전임연구원 1명
· 석사 73명 / 박사 14명
참여 대학 4개, 참여 기업 17개

참여 대학



참여 기업



연구 개발 및 인력 양성 목표

최종 연구 목표

초거대 AI를 위한 대규모데이터센터에 활용될 수 있는
초고효율 · 초저전력 인공지능 반도체 핵심 기술 개발 및 고급 인력
양성
(수혜인원: 총 600명, 배출인원: 총 480명)

연구센터의 핵심 목표


- 인공지능 반도체를 위한 시스템 핵심/응용 SW 기술과 회로/소자 핵심 설계 및 융합 기술 개발
- 초거대 AI를 위한 대규모데이터센터에 활용 가능한 인공지능 반도체 플랫폼 연구 개발
- 인공지능 반도체 관련 소프트웨어와 하드웨어 설계 역량을 갖춘 SW-HW 융합형 석·박사 고급 인력 양성
- 산업체 수요 중심의 실증적 연구와 창의/융합형 인재 육성을 통한 인공지능 반도체 분야의 선도적인 연구센터 운영

주요 연구 내용

- 대규모 멀티모달 네트워크 시스템 경량화 설계 및 최적화
- 대규모서버용 Storage 메모리 소자 개발
- 고효율 전력변환회로/고속 ADC 및 Interface 설계
- 저전력 고효율 시냅스 소자/어레이 개발

세부 연구 개발 목표

- 데이터센터의 고효율 인공지능 시스템을 위한 Processing-In-SSD SW/HW 플랫폼 설계
- 인공지능시스템을 위한 데이터센터용 고효율 전력변환 및 고속인터페이스 설계기술개발
- 데이터센터를 위한 저전력 차세대 반도체 소자 기술 개발
- 데이터센터용 저전력 고효율 인공지능 연산을 위한 시냅스 어레이 개발



산업밀착형 양방향 인력양성 시스템 구축

산학 공동연구 체계




인력양성 시스템



산업체 고용연계 추진 계획



산업체 장·단기 인턴십 운영



HYPER ACCEL WE'RE HIRING!

우리는 LLM 서비스에 특화된 고효율 AI 반도체를 개발하며,
기업과 개인이 LLM을 지속적으로 이용할 수 있는 컴퓨팅 인프라를 실현합니다.

신입 / 경력 개발자 채용



접수 방법 : 홈페이지 지원 QR 참조 ↑
근무지 : 강남 뱅뱅 사거리



HYPER ACCEL

Hyper-Accelerated Solutions For Mission-Critical Workloads



아주대학교

지능형 의료 영상 진단 솔루션 연구센터

센터 컨소시엄

지능형 의료 영상 진단 솔루션 연구센터

혁신노약학과제

1
세부

지능형 진단 및 AR
기반 시각화 시스템 개발

세부책임 | 아주대 선운명훈 교수
지능형 진단 딥러닝 최적화 및
연산 엔진 연구

서울대 이혁재 교수
AR 기반 시각화 시스템 개발

아주대 박성준 교수
피부적합형, 체내 삽입형
전자/광소자 개발

+ 아주대병원 김진홍 교수
+ 아주대병원 하태양 교수
유방암 공동연구

+ 아주대병원 정우영 교수
호흡기 질환 공동연구

NCKU Gwo Giun Lee 교수
피부암 검출 및 SoC 연구

2
세부

영상/임상 빅데이터 융합
진단 모델 개발

세부책임 | 아주대 이정원 교수
학습 데이터 품질 기반 진단
모델 검증

연세대 고정길 교수
학습 기반 의료 영상
분석 시스템 연구

포항공대 김원화 교수
MRI 기반 딥러닝 처리 연구

+ 아주대병원 신두성 교수
폐 질환 공동연구

OUS Mi Zhang 교수
의료 데이터 분석 연구

3
세부

뇌 영상 및 생체
신호처리 기술 개발

세부책임 | 연세대 김동현 교수
딥러닝/영상시스템 기반 진단
모델 개발

포항공대 이영주 교수
생체 신호처리 압축 센싱
복호 기법 연구

한국과학기술원 예종철 교수
의료영상 처리 연구

+ 서울의료원 최현석 과장
뇌 질환 공동연구

UC 버클리 Chunlei Liu 교수
뇌 MRI 진단 연구

4
세부

의료용 동적환경
3D 재구성 연구

세부책임 | 아주대 구형일 교수
의료 영상 비강제
3D 재구성 연구

+ 아주대병원 김진홍 교수
+ 아주대병원 양민재 교수
소화기 질환 공동연구

칭화대 Hua Guo 교수
MRI 영상 재구성 연구

■ ICT 관련 교수
■ 의대 교수
■ 해외 대학 교수
■ 컨소시엄 기관

에이디테크놀로지



라운텍



인피니트헬스케어



네모누리



딥노이드



자람테크놀로지



제이엘케이




에스앤지바이오텍



지능형 의료 영상 진단 솔루션 개발

한국의 초고령 사회 진입




국내 의료인력 수급 전망



지능형
의료 영상
진단
솔루션

MIDS Research Center
AJOU Univ. 아주대학교
Medical Image-Based
Intelligent Diagnosis Solution



뇌질환 MRI / EEG

항암/치매 스마트폰 카메라

유방암 X-ray

소장 캡슐내시경

폐 CT / X-ray

골절 CT

복부 CT

아날로그 RF회로 및 시스템 연구센터

● 센터소개

- ▶ 본 센터는 EMI/EMC, 밀리미터파 IC 설계, 초고주파 IC 설계, RF 전력증폭기 설계, 전력 IC 설계, 인공지능 IC 설계, 안테나 해석 및 설계 등과 같은 세부 연구분야로 구성
- ▶ 국내 유일의 고속 IC의 설계 및 시스템의 제작, 그리고 전기장에 대한 노이즈 해석 및 최적화를 단일 센터 내에서 할 수 있는 올인원 시스템을 갖추고 RF 및 고속 시스템 해석을 위한 인프라를 최고로 효율적인 수준으로 유지 관리 하는 것을 목표로 함


● 교수진




서문교 교수



김소영 교수



김병성 교수



나완수 교수



백준은 교수



양영구 교수



이강운 교수



이우근 교수



박형원 교수



황금철 교수

● Open Lab



성균관대학교
SUNG KYUNKWAN UNIVERSITY(SKKU)

<http://arcc-skku.co.kr/>

아날로그 RF회로 및 시스템 연구센터



4lynx

UXF


AIM  FUTURE

World's Leading High-Performance Edge AI Chips

MLA100 Low Profile
NPU PCIe Card



MLA100 MXM
NPU PCIe Card



REGULUS
AI System on Module



MLX-A1
Standalone AI Box



mobilint



Mobilint Site



Careers

YOUR IDEA TO SILICON



The New Global Hub of Custom Silicon

Founded in Seoul in 2019, SEMIFIVE is basing its foundation on Korea's semiconductor design competency that was amassed for more than 20 years. With expertise in front-end to back-end design, SEMIFIVE has become the fastest growing silicon design company that offers the most comprehensive design solutions. SEMIFIVE's core business is its innovative SoC Platform that enables low-cost & high-efficiency SoC design, and also provides various design solutions for global customers through its diverse network. As the cost of developing an SoC and the demand for customized silicon continue to grow rapidly, SEMIFIVE's SoC Platform will play a key role in turning innovative ideas into silicon.

SEMIFIVE, hand in hand with global innovation leaders, is growing as a leading partner for future SoC designs, and thereby becoming: The New Global Hub of Custom Silicon.



SEMIFIVE, Korea
info@semifive.com



SEMIFIVE, US
us@semifive.com



SEMIFIVE, China
china@semifive.com



Website



LinkedIn

Address 2F, Korea Design Center, 322 Yanghyunro, Bundang-gu, Seongnam-si, Gyeonggi-do, Republic of Korea, 13496



Nineplus IT

Automotive & MCU's 최고의 솔루션

■ Automotive 솔루션

inova
Semiconductor



■ 인테리어 LED Drive

- 다이나믹 라이팅 솔루션 스마트 LED 드라이버 칩
- 최대 4,076개의 데이터 채널 연결로 통신 링크통합 (시스템비용 절감)
- 자동 온도 보정 및 진단 기능 지원




■ ISELED의 통합 연결을 위한 Transceiver

- 하나의 중앙 컨트롤러로 차량 전체 조명 제어 가능
- 자동차 ESD 및 EMC 요구사항을 충족하는 40V 견고한 설계
- 저전력 모드 및 웨이크업 신호
- 비차폐 연선 케이블을 통한 LED, 센서, 액츄에이터 하위 시스템 연결에 최적화
- 외부장치 제어를 위한 3GPIO
- 효율적인 전력 조명 구현을 위한 통합 5V DCDC 컨트롤러가 있는 단일12V 전원 공급장치
- 케이블 연결 길이 최소 ~5M 이상




APIX



■ 기가비트 멀티채널 SerDes

- 최대 12Gbps 비디오 전송지원
- MST(Multi-Stream Transport) 기능 지원
- 100Mbps 이더넷 포함, 직렬 인터페이스 프로토콜 지원
- 케이블 성능 모니터링 및 자가 진단 기능 지원



■ MCU's 솔루션

RENESAS



- 16 and 32 bit MCU for Automotive
- Supports AUTOSAR for HYUNDAI & KIA
- Wireless charging Transceiver
- Battery charging & Management IC



Geely



- 32 bit MCU
- BLE SoC (BLE 4.2)
- Automotive General-Purpose
- Industrial Control
- High-end Consumer



“고객중심의 도전과 혁신”의 경영이념을 바탕으로
세계 MCU 시장 정상에 자리매김하기 위하여 끊임없는
기술개발과 R&D 투자로 고객과 함께 새로운 시장을 개척해
나가는 MCU(MicroControllerUnit)전문 반도체 기업입니다.



어보브반도체 채용정보 & 복리후생

모집분야	주요업무	자격요건
MCU반도체 디지털 설계 (신입/경력)	IC top intergration - ARM MCU top intergration 설계 - Verilog HDL coding 및 simulation - Cadence, Synopsys EDA tool 사용 (Incisive, Design Vision Synthesis, STA, ATPG, Formality 등) - FPGA 검증 (Altera, Xilinx, C coding) - 양산 test setup support - 제품 특성 평가 진행	[지원자격] - 학력 및 경력 : 학사 이상 / 직무 관련 업무 경력 5 년 이상 - 전공 : 전기 전자 제어 공학 반도체공학 임베디드 시스템 / 컴퓨터 공학 / 소프트웨어 공학 등 관련 학과 학사 또는 석사 이상 졸업자 - ARM Architecture/AMBA BUS 설계 경력 및 설계 업무 관련 EDA tool 사용 경력 필요 [우대조건] - MCU 설계 경험자 - Soc Test setup 경험자
아날로그 회로 설계 엔지니어_Core IP그룹 (신입)	직접회로설계 분야 · Bandgap Reference(BGR), BMR · LowDrop-out (LDO) · Power on Reset(POR) · Brown-out Detector(BOD) · ADC (SAR / Sigma Delta) · DAC · Opamp/TIA 등등 · Clock generator. · Oscillator · Phase Locked Loop(PLL) · Analog IP etc. Power Circuit 회로 설계 · DC-DC Buck Converter · DC-DC Boost Converter · Charge-pump 그 외 · I/O, ESD PAD 설계	[지원자격] · 필수 사항 : 포트폴리오 / 성적증명서 · 정규직 채용 : 석사 이상 / 학부(2년 경력 이상) · 지원 자격 : Analog 직접회로설계 관련 전공 / 업무 / 경력 · 우대 사항 : 회로설계분야 연구실 경험, 교육 수료 (3개월 이상) [직무 역량] · Analog 회로 설계 경험자 · Cadence tool를 이용한 Analog 회로 설계할 수 있는 능력. · Analog 회로 분석할 수 있는 능력. · Schematic/Layout 설계 가능자 · 측정 장비 사용 경험 [우대조건] · SoC 개발 경험자 · 여러가지 Tool(ADS, EMX Tool 등) 가능자 · 여러 공정 / 낮은 공정 설계 경험자 · 집적회로설계와 RTL 설계 동시 가능자 (PLL/ADC/DAC 등) · 집적회로설계 전공 박사학위 소지자



- 성과보상 인사제도
- 포상제도(우수사원, 기술개발 등)
- 장기근속포상
- 스톡옵션 제도
- 장학제도 운영



- 유연한 근무시간(자율근무제)
- 의료비지원(본인, 배우자, 자녀 등)
- 종합검진 지원
- Refresh휴가(4일 부여)
- 기숙사 운영
- 회사콘도운영

■ 근무지 : 서울시 강남구 영동대로 330 총회회관 6~9층

■ 지원방법 : 이메일 지원→Jonghee.kim@abov.co.kr(자유양식 이력서)

“ AI/Soc 임베디드솔루션을 선도하는 R&D 중심의 전문 기업 ”

반도체 검증 핵심 기술

SOC 설계 검증
반도체 RTL 설계 검증
FPGA 기반 Prototyping
ARM Core 인터페이스
PCIe, DRAM, MIP, USB3.0 기술



임베디드 & AI 솔루션

시스템 솔루션(운영체제, BSP)
카메라 시험 모듈
Linux, Embedded, FPGA 원천기술
데이터, 서버인터넷, 자율주행, 장애물회피



ARM 소프트웨어

ARM(세계 1위) 임베디드 소프트웨어
전자 기기 핵심 코어 설계 검증 소프트웨어
IoT, 인공지능 설계 소프트웨어



글로벌 Top Class AI 드론

드론체계 종합기업
드론체계 시스템 관계 스테이션
드론 다중운용 시스템
특수임수 탑재





Is Your AI System Truly Reliable?



DEEPIX ensures unmatched reliability of your AI systems with lower power, heat, and bill - lower TCO than even free chip

In the rapidly evolving field of on-device AI deployment, system reliability has emerged as the defining factor between success and failure. This whitepaper examines the four critical metrics that determine an AI semiconductor's viability in resource-constrained environments: thermal efficiency, AI accuracy, performance efficiency, and total cost of ownership.

Our analysis demonstrates that DEEPIX's DX-M1 semiconductor solution uniquely addresses these reliability challenges, providing unprecedented advantages across all key metrics.

High Speed Burn-in test system

HSB System

Always as best partner,
We will do our best to grow up and develop with you.



SIEMENS



DIGITAL INDUSTRIES SOFTWARE

Faster engines.
Faster engineers.
Fewer workloads.

Questa One Sim

One engine with breakthrough performance for functional and fault simulation for RTL, GLS and DFT applications with parallel processing and profiling.

Questa One Verification IQ

One smart common coverage solution that utilizes generative, analytic and predictive AI to drive to verification closure faster, with fewer workloads.

Questa One SFV

One stimulus-free verification solution delivers total user productivity through synergistic combinations of static and formal analyses, AI, automation and parallelization.

Questa One Avery Verification IP

One industry-leading VIP solution that supports 3DIC and chiplet verification from IP to SoC, seamlessly integrating simulation and emulation.

siemens.com/questa





3ALogics® TNP200M® NFC Tag Tamper

TNP200M NFC Tag Tamper

정품 인증, 개봉 여부 확인이 가능한 스마트 포장,
고객 관계 관리 이를 위한 가장 쉬운 방법

TNP200M®은 브랜드 가치를 보호하고, 디지털화된 정보를 활용해 스마트 물류를 가능하게 하며, 유용한 고객 관리 정보를 제공합니다. 작은 NFC 태그 칩 하나로 이 모든 것을 경험해보세요.

디지털 정품 인증

- NFC 태그의 발급 단계에서 개인 키와 UID를 이용하여 디지털 서명을 생성한 후, 상품 생산 단계에서 이 태그를 부착합니다.
- 태그가 부착된 제품은 언제든지 스마트폰에 탭 하면 정품 여부를 확인할 수 있습니다.
- 제품의 개봉 여부를 탐지합니다. 제품 개봉 후 스마트폰을 탭 하면 해당 정보를 확인할 수 있으며, 소비자나 검사자가 제품의 무결성을 입증할 수 있습니다.

공급망 및 재고 관리

- NFC 태그를 부착해 제조, 유통, 보관 단계 등 언제든지 제품을 관리할 수 있습니다.
- 클라우드 기반의 데이터 모니터링은 물류 효율성과 보안성을 향상시키며 허가 받지 않은 판매 채널에 제품을 유통하는 것을 어렵게 합니다.
- NFC 태그가 부착된 제품은 재고 가시성을 최적화하여, 항상 제품의 재고 상태를 확인할 수 있으며, 소매업체가 적시에 재고를 보충할 수 있도록 도와줍니다

고객 관리

- 소비자에게 제품 구매 단계별 맞춤 메시지를 표시합니다.
- 제품 구매 전 제품 생산지, 사용법 등 유용한 정보, 리뷰가 표시될 수 있으며, 제품 구매 후에는 A/S, 할인쿠폰, 소셜 커뮤니티 링크, 온라인 쇼핑을 연결 등이 표시될 수 있습니다.
- 이러한 고객 관리를 통해 제품 사용 여부, 개별 선호도 및 브랜드 충성도에 대한 데이터베이스를 확보할 수 있습니다.



[디지털 정품인증]



[공급망 및 재고관리]



[고객관리]



SoC 설계 및 하드웨어 가속 검증 플랫폼

ULTRON II

Libertron

ULTRON II는 AMD ZYNQ UltraScale+ MPSoC 기반의 **고성능 임베디드 개발 플랫폼**입니다.

하드웨어 가속화를 위한 이기종 컴퓨팅 아키텍처를 기반으로 **AI 가속, 자율주행, 5G, 자동화 산업** 등의 첨단 기술 개발 환경을 제공합니다.



■ SoC 기반의 FPGA 하드웨어 가속화 지원

- AMD 16nm ZYNQ UltraScale+ MPSoC 적용
 - Quad Core ARM Cortex-A53
 - Dual Core ARM Cortex-R5F
 - ARM Mali-400MP2 GPU
 - 600K Logic Cell 지원

■ 편리한 개발 환경

- Low Level 설계
 - VIVADO Design Suite
- High Level 설계
 - VITIS, VITIS HLS, VITIS AI

■ 다양한 확장 Interface 지원

- FMC (FPGA Mezzanine Card) Connector 제공
 - LCD/CAM Module 활용 가능
 - Header Pin Card 활용 가능
- Pmod (Peripheral Module) Connector 제공

■ 사용자 중심의 실습 Contents 제공

- 사용자를 위한 다양한 실습 Contents 제공
- 실습 및 연구개발을 위한 기술 지원

Libertron

Alliance Program
Certified Member

Authorized
Training Provider

AMD VARs
(ALVEO Formal Supplier)

University Program
Partner

AMD

FPGA & 임베디드 AI 시스템 설계 전문 기업

[주]리버트론

sales@libertron.com | TEL. (02)3486-5278 | FAX. (02)3486-5271 | www.libertron.com
서울특별시 영등포구 당산로 41길 11, 당산 SK V1 Center W동 1111호 (우편번호) 07217



Provides memory-centric AI and chip solutions - from vector DBs to on-device LLMs

Smarter AI Starts with Your Data

'Seahorse' - Vector DB, Semantically Fast

From Silicon to True Understanding —

Fast, Multimodal, Intent-Aware

Understands what you mean -
Beyond Words or Commands
Powered by hardware acceleration
and semantic intelligence

'Mnemos' - LLM Device, Locally Intelligent

Personalized LLM with Private Memory —

With Long-term Memory that Grows With You

Runs locally to protect your data and
preserve memory that expands securely
over time - with built in tools to store,
recall, and use your data anytime





QRT's COTS Reliability Testing

Upscreen for aerospace/satellite application

QRT's **ONE-STOP** Upscreen Service

- ✓ Designed for NewSpace's Low-Cost Needs
- ✓ Proprietary SEE/RF Technology
- ✓ Industry-Leading Expertise in Reliability and Failure Analysis

QRT One-Stop Solution :

Automotive Electronics Qualification

- NewSpace COTS components primarily adopt Automotive COTS, ensuring cost-efficiency and availability
- AEC-Q100 Qualified Testing



Soft Error & Radiation Test

- Space radiation resilience validation
- Soft error rate analysis
- Total Ionizing Doses effect (TID) analysis

RF HTOL Life Test

- Validates performance under real RF operating conditions.
- Temperature-dependent lifetime predictions
- Drain-voltage characteristic analysis



DPA (Destructive Physical Analysis) & CA (Construction Analysis)

- Failure Prevention & Structural Integrity Check
- Reference : MIL-STD-1580, MIL-STD-883, RoHs, MIL-STD-750



The next wave, we design

LX Semicon offers differentiated value to customers with constant challenges and innovations, and is moving forward to become a global leading system semiconductor company.



Display Solution

- ✓ Display Driver IC
- ✓ Mobile Driver IC
- ✓ Timing Controller
- ✓ Power Management IC
- ✓ Touch IC



Automotive Solution

- ✓ Micro Controller Unit
- ✓ Motor Driver IC
- ✓ Interface IC
- ✓ Metalized Ceramic Substrate
- ✓ Display ICs



Home Appliance Solution

- ✓ Micro Controller Unit
- ✓ Motor Driver IC

Precise, Customizable and Intelligent Biosignal Processing Semiconductor Solutions Provider

Our Services

- Chip Optimization Consultation
- R&D Collaboration and Customization
- Semiconductor Design and Manufacturing

Use Our Chips For



CGM Patch



ECG Patch



EEG Band



In-Ear



Smart Watch



Smart Band

Why Choose Us



Longer Battery Life



Smaller Size



Lower Costs



Optimized Bio-signal
Processing



Consultation and
Customization



Accurate Data
Processing

Technical Excellence

Impedance Boosting

By increasing input impedance, vital signs can be measured even with dry electrode contact

Wide Dynamic Range

Robustness increases as the accepted range of input signals is wide

Multimodal Interface

Several biosensor signals can be processed with one chip

High Fidelity

Resolution is increased with our unique analog signal processing technology

EEG, ECG, EMG, Bio-Z, Electro-chemical

Various biomarkers and vital signs can be processed

Tiny Machine Learning

Intelligence functions can be enabled with our machine learning algorithms built on the chip



The future of solution convergence

Power • Analog • Semiconductor

Shanghai

Seoul

Silicon Mitus

Silicon Mitus Inc.

경기도 성남시 분당구 대왕판교로 660

우스페이스 -1 A동 8층

Uspace-1 Tower A, 8th Floor

660 Daewangpangyo-ro Bundang-gu

Seongnam-si Gyeonggi-do, Korea

Tel. 1670-7665 / Email: contact@siliconitus.com

www.siliconitus.com



Company Name CIRCLE Co.,Ltd.
Representative Jeff Lee
Established 2023.01.10
Location Pangyo, Seongnam,
Gyeonggi

COMPANY HISTORY

- 2023
Establishment of CIRCLE Co.,Ltd.
- 2024
Relocation of CIRCLE Co.,Ltd. Headquarters
Accredited as an Affiliated Research Institute by KOITA (Ministry of Science and ICT)
- 2025
Be **SYNOPSYS** representative
Certified as a Venture

BUSINESS MODEL

SYNOPSYS REPRESENTATIVE : for University and institute

EDA

- Digital & Analog
- Verification
- Manufacturing

Hardware

- HAPS®
 - FPGA-based prototyping platform
- ZeBu®
 - FPGA-based large-scale emulation system

IP

- Processor IP
- Interface IP
- Security IP
- Foundation IP

DESIGN SERVICE BUSINESS : From synthesis to GDSII

Design Scope

- Implementation PI/PD
- Synthesis to GDS

Target & Goal

- Best PPA compare to our competitors

Customer

- Current fabless players
- Lv1, Lv2, Lv3



A Promising Journey to Silicon Success

Accelerated & Economical Design Solutions


A-Link™ Platform & Private Shuttle

CONTACT :
Heejin.yoon@asicland.com



Powerfully Efficient AI Inference

Furiosa RNGD (pronounced “Renegade”) delivers world-class performance and unparalleled deployment flexibility for AI inference. Breakthrough power-efficiency provides a scalable, secure, and cost-effective solution for any use case—from on-prem to enterprise data centers to sovereign AI clouds.



180W
TDP

256MB
On-chip SRAM

48GB
HBM3 Capacity

1.5TB/s
HBM3 Bandwidth


512 TFLOPS (FP8)
BF16, FP8, INT8, INT4 Support

Superior performance per watt



Llama 3.1 8B
8B BF16 | Concurrency 64 | 1024 input / 1024 output tokens

✚ RNGD Furiosa SDK 25.3.0
■ H100 PCIe vLLM 0.9.1
■ H100 SXM vLLM 0.9.1
■ A100 SXM vLLM 0.9.1
■ L40S vLLM 0.9.1



Llama 3.3 70B
BF16 | Concurrency 64 | 1024 input / 1024 output tokens


✚ RNGD Furiosa SDK 25.3.0
■ H100 PCIe 1167.1 tokens/s
■ H100 SXM vLLM 0.9.1
■ A100 SXM vLLM 0.9.1
■ L40S vLLM 0.9.1

Disclaimer: RNGD results are based on internal measurements by FuriosaAI using SDK 2025.3.0. GPU results were obtained using vLLM 0.9.1 on RunPod under comparable test conditions.

Telechips

텔레칩스(Telechips)는 자동차 전장 시스템의 핵심 '두뇌' 역할을 수행하는 시스템 반도체 설계 전문 팹리스(Fabless) 기업입니다. SDV(소프트웨어중심차량)로 빠르게 전환되는 산업 트렌드에 맞춰 텔레칩스는 기존 주력 제품인 차량 인포테인먼트 AP(애플리케이션프로세서)를 중심으로 마이크로컨트롤러유닛(MCU), ADAS(첨단운전자보조시스템), 네트워크 게이트웨이, AI 등 차세대 반도체 라인업을 지속적으로 확대하고 있습니다.

텔레칩스 SoC 라인업



또한, 글로벌 수준의 고성능·저전력 SoC 설계역량과 고객 맞춤형 솔루션을 기반으로 인공지능(AI) 및 자율주행 시장 진입에 속도를 내며 두각을 나타내고 있습니다. 또한, ESG 경영체제 도입과 “고객이 원하는 미래를 위한 새로운 혁신”이라는 비전 아래 글로벌 파트너들과 함께 더 나은 모빌리티의 내일을 만들어가고 있습니다.

Telechips

경기도 성남시 수정구 금토로80번길 27 (금토동, 텔레칩스 사옥)

T +82-2-3017-5301 E sales@telechips.com H www.telechips.com





Verisium AI-Driven Verification Platform

A suite of multi-run, multi-engine agentic AI apps enabling AI-driven verification

The Cadence Verisium Artificial Intelligence (AI)-Driven Platform represents a generational shift from single-run, single-engine algorithms to algorithms that leverage big data and agentic AI across multiple runs of multiple engines throughout an entire SoC verification campaign. The Verisium platform optimizes verification workloads, boosts coverage, and accelerates root cause analysis of bugs. It is part of the Cadence.AI Platform, unifying its computational software innovations in data and AI across the full portfolio of Cadence products and solutions.



인공지능(AI) 반도체 IP 플랫폼 전문기업

오픈엣지테크놀로지

세계 유일 AI 반도체의 구동 기반이 되는 통합 IP 솔루션 제공:

- ☐ NPU IP - 인공지능 학습과 실행에 최적화된 신경망 처리장치
- ☐ On-chip Interconnect IP - SoC 내 데이터 이동 통로
- ☐ Memory Controller IP - 스케줄링 알고리즘에 따라 SoC와 DRAM 간 고속 데이터 통신을 제어
- ☐ DDR PHY IP - SoC와 DRAM 간 고속 데이터 전송

반도체 분야 최초
기술평가 AA등급 취득

세계 유일 AI 반도체
통합 IP 솔루션 제공

검증된 글로벌
Track Record

글로벌 기업과의
전략적 파트너십

AI for Everyone, Everywhere



▶ 채용 공고 확인하기

OPENEDGES
Technology, Inc.



회사소개

테크위드유 주식회사는 2016년 12월 반도체 개발업, 제조 판매업을 목적으로 설립하여 기술전문기업이며, 고품질의 Analog IP 및 제품을 공급하는 국내 Fabless 반도체 설계 회사입니다.
산업용 시스템에서 필요로 하는 고수익 다품종 이놀로그 제품 위주로 개발하고 있으며, 부가적으로 초미세 공정항 아날로그 기반 설계기술의 확보를 통해 Analog IP 들을 국내외 고객에게 제공하고 있습니다.

서비스 및 아이템 소개

- 1) Mixed-signal IP & Platform
Generic Analog IP (LDO/POR/VLD/ADC 등)
Power management IP (DC-DC Converter 등)
- 2) Industrial SoC
DC Motor Driver IC
Multi-channel PMIC
- 3) Automotive SoC
USB Type-C PD Charger IC
Head Lamp LED Driver IC


복리후생제도

 건강검진 비용 지원 (2인)	 선택적 복리후생 (제약만큼, 자기개발 등)
 식사 및 스넥바 제공	 경조사 지원
 장기근속 포상 및 휴가 (만 5년 : 300만원)	 콘도 회원권 운영
 특히 보상금 (출원 50만원 / 등록 100만원, 200만원)	 사내 대출 제도



Synopsys.ai Full-Stack, AI-Driven EDA

- Meet and exceed design targets
- Increase designer productivity
- Accelerate time-to-market




www.synopsys.ai

(유) 시놉시스 코리아 | 경기도 성남시 분당구 판교역로 235 | www.synopsys.com | kor_feedback@synopsys.com



**Electronics and Telecommunications
Research Institute**

SAMSUNG



DB GlobalChip

TUESDAY OCTOBER 14, 2025																		
LOBBY		Sydney 1+2		Grand Ballroom		Napoli		Venice		Miami		Capri		Sicily				
From	Till	2F		2F		2F		2F		2F		2F		1F				
9:00	9:15	On-site Registr ation	Sponsor Exhibition	Poster Exhibition (2) Poster		DI 3	149	PE	95	AI 4	22	S56	60	S57	132			
9:15	9:30						164		105		65		74		209			
9:30	9:45						199		165		190		81		219			
9:45	10:00						216		201		217		173		229			
10:00	10:15						218		251		222		202		242			
10:15	10:30					349	266	293	261	277								
10:30	10:40					Break (10min.)												
10:40	11:30					Keynote-3 (50mins) (2F Grand Ballroom)												
11:30	12:20					Keynote-4 (50mins) (2F Grand Ballroom)												
12:20	13:30					Lunch (70min.) (2F Grand Ballroom)												
13:30	13:45				AM 4	18	83	129	118	54	21							
13:45	14:00					174	125	148	138	54	21							
14:00	14:15					183	241	159	167	299	304							
14:15	14:30					267	273	236	188	304	304							
14:30	14:45					296		276		336								
14:45	15:00	Break & Poster Standing Exhibition Time (15mins)																
15:00	15:15	Industrial Session 2	CM			55	61	97			39							
15:15	15:30					62	67	283		77								
15:30	15:45					85	140	82		124								
15:45	16:00					142	156	103		146								
16:00	16:15					231	158	237		265								
16:15	16:30	Break & Poster Standing Exhibition Time (15mins)																
16:30	16:45	Industrial Session 3	DI 4			98	11	106			90							
16:45	17:00					135	71	150		301								
17:00	17:15					160	93	221		335								
17:15	17:30					228	189	253		360								
17:30	17:45					281	258	338		363								
17:45	18:20	Break Time (25min.)																
18:20	21:00	Farewell Reception (Haendae Byeolbam)																

WEDNESDAY _ OCTOBER 15, 2025									
		LOBBY	Sydney 1+2	Grand Ballroom	Napoli	Venice	Miami	Capri	Sicily
From	Till	2F	2F	2F	2F	2F	2F	2F	1F
10:00	17:00	Committee Meeting & Industry–University–Research Collaboration Roundtable							

Regular Sessions				
DI 1	Advanced Digital Circuit Design	AI 1	Lightweight AI/ML Systems	
DI 2	Crypto & Fault-Tolerant Systems	AI 2	AI/ML Accelerators	
DI 3	Digital Signal Processing Accelerators	AI 3	AI/ML Algorithms	
DI 4	Computation Optimization	AI 4	PIM/CIM Systems	
AM 1	Analog and Mixed Signal Systems	AI 5	Emerging AI/ML Solutions	
AM 2	SAR ADCs and its Building Blocks	RF 1	High Performance RF/mm-Wave Oscillators	
AM 3	Delta-Sigma ADCs and Power Conversion Techniques	RF 2	RF Transceivers and Building Blocks	
AM 4	Analog Amplifiers and Filters	PE	Power and Energy Circuits and Systems	
AM 5	High-speed Wireline Techniques	BM	Biomedical Circuits and Systems	
AM 6	Emerging Computing Systems	CM	Beyond CMOS: Nanoelectronics and Hybrid Systems Integration	
AM 7	Sensors and Precision References	SN	Sensory, Neural, and Nonlinear Circuits and Systems	

Special Sessions	
SS 1	Advanced RF Transceiver Circuits for Next-Generation Wireless Systems
SS 2	Circuits and Applications for Energy-Efficient Edge Systems
SS 3	Display Driver and Touch Readout Circuits
SS 4	Software-Hardware Co-Design for Neural Networks
SS 5	Next-Generation Circuit Techniques: From Analog and Power to Digital Compute
SS 6	Neural Modeling, AI Techniques, and Nonlinear Circuits in Emerging Technologies (6 papers)
SS 7	Wearable Circuits & Systems for Quality-of-Life: Innovations in GeronCAS (6 papers)
SS 8	Energy-Efficient Hardware Architectures for Advanced Edge Computing Applications
SS 9	Recent Advances and Design Trends in Power Management Ics

2025 IEEE APCCAS

21st IEEE Asia Pacific Conference on Circuits and Systems



IEEE



CAS
Korea Association of Circuits and Systems



**KOREA
TOURISM
ORGANIZATION**



BUSAN
TOURISM ORGANIZATION